WO2020197643A1 - Integrated circuit package with integrated voltage regulator - Google Patents

Integrated circuit package with integrated voltage regulator Download PDF

Info

Publication number
WO2020197643A1
WO2020197643A1 PCT/US2020/016773 US2020016773W WO2020197643A1 WO 2020197643 A1 WO2020197643 A1 WO 2020197643A1 US 2020016773 W US2020016773 W US 2020016773W WO 2020197643 A1 WO2020197643 A1 WO 2020197643A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor chip
conductor traces
rdl structure
inductor
conductive pillars
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2020/016773
Other languages
French (fr)
Inventor
Milind S. Bhagavat
Rahul Agarwal
Chia-Hao Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Priority to CN202080007381.XA priority Critical patent/CN113228266A/en
Priority to KR1020217019340A priority patent/KR102876340B1/en
Priority to JP2021536383A priority patent/JP7638870B2/en
Priority to EP20779384.5A priority patent/EP3948946A4/en
Publication of WO2020197643A1 publication Critical patent/WO2020197643A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/435—Cross-sectional shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type
    • H01F17/0006—Printed inductances
    • H01F17/0013—Printed inductances with stacked layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type
    • H01F17/0006—Printed inductances
    • H01F17/0033—Printed inductances with the coil helically wound around a magnetic core
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7402—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42—Vias, e.g. via plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/49—Adaptable interconnections, e.g. fuses or antifuses
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/497—Inductive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00—Electrical arrangements for controlling or matching impedance
    • H10W44/501—Inductive arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/014—Manufacture or treatment using batch processing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/016—Manufacture or treatment using moulds
    • H10W74/017—Auxiliary layers for moulds, e.g. release layers or layers preventing residue
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/019—Manufacture or treatment using temporary auxiliary substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/121—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by multiple encapsulations, e.g. by a thin protective coating and a thick encapsulation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H10P72/7418—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. a chip mounting substrate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/743—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7436—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used to support a device or a wafer when forming electrical connections thereto
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/652—Cross-sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/654—Top-view layouts
    • H10W70/655—Fan-out layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07202—Connecting or disconnecting of bump connectors using auxiliary members
    • H10W72/07204—Connecting or disconnecting of bump connectors using auxiliary members using temporary auxiliary members, e.g. sacrificial coatings
    • H10W72/07207—Temporary substrates, e.g. removable substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07302—Connecting or disconnecting of die-attach connectors using an auxiliary member
    • H10W72/07304—Connecting or disconnecting of die-attach connectors using an auxiliary member the auxiliary member being temporary, e.g. a sacrificial coating
    • H10W72/07307—Connecting or disconnecting of die-attach connectors using an auxiliary member the auxiliary member being temporary, e.g. a sacrificial coating the auxiliary member being a temporary substrate, e.g. a removable substrate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/353—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • H10W72/354—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/142—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations exposing the passive side of the semiconductor body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Definitions

  • a semiconductor substrate or die that consists of a small, often rectangular, piece of semiconductor material, typically silicon, fashioned with two opposing principal sides.
  • the active circuitry for the die is concentrated near one of the two principal sides.
  • a conventional die is usually mounted on some form of substrate, such as a package substrate or a printed circuit board. Electrical conductivity between the die and the underlying substrate or board is established through a variety of conventional mechanisms.
  • the active circuitry side of the die is provided with a plurality of conductor balls or bumps that are designed to establish a metallurgical bond with a corresponding plurality of conductor pads positioned on the substrate or circuit board.
  • the die is flipped over and seated on the underlying substrate with the active circuitry side facing downwards.
  • a subsequent thermal process is performed to establish the requisite metallurgical bond between the bumps and the pads.
  • One of the principal advantages of a flip-chip mounting strategy is the relatively short electrical pathways between the integrated circuit and the substrate. These relatively low inductance pathways yield a high speed performance for the electronic device.
  • Power is supplied to the substrate or circuit board from some external power supply, which might be on or connected to a system board.
  • the input power is typically produced by a voltage regulator on the system board.
  • a 3.3 volt regulated voltage is typical of present-day power supplies for integrated circuits.
  • conventional semiconductor chips often require power at different voltage levels.
  • Providing a regulated step down voltage, from say a 3.3 volt input, can produce surprisingly high currents. For example, an integrated circuit operating at 100 watts and 1 volt may draw nearly 100 amps of current.
  • Conventional voltage regulators usually include an inductor and switching logic to charge and discharge the inductor according to some algorithm.
  • FIG. 1 is a pictorial view of an exemplary arrangement of a semiconductor chip device
  • FIG. 2 is a sectional view of a portion of the device depicted in FIG. 1 ;
  • FIG. 3 is a schematic view of an exemplary integrated voltage regulator
  • FIG. 4 is a pictorial view of an exemplary arrangement of an inductor
  • FIG. 5 is a pictorial view of an alternate exemplary arrangement of an inductor
  • FIG. 6 is a pictorial view of an alternate exemplary arrangement of multiple inductors
  • FIG. 7 is a sectional view depicting exemplary processing of a carrier wafer to fabricate a semiconductor device
  • FIG. 8 is a pictorial view of the exemplary carrier wafer
  • FIG. 9 is a sectional view like FIG. 7, but depicting exemplary processing to fabricate plural conductive pillars
  • FIG. 10 is a sectional view like FIG. 9, but depicting exemplary additional processing to fabricate plural conductive pillars;
  • FIG. 11 is a sectional view like FIG. 10, but depicting exemplary processing to position an optional high permeability inductor core;
  • FIG. 12 is a sectional view like FIG. 11, but depicting exemplary processing to fabricate a molding layer around the conductive pillars;
  • FIG. 13 is a sectional view like FIG. 12, but depicting exemplary additional processing to fabricate the molding layer
  • FIG. 14 is a sectional view like FIG. 13, but depicting exemplary processing to fabricate a redistribution layer (RDL) structure on the molding layer;
  • RDL redistribution layer
  • FIG. 15 is a sectional view like FIG. 14, but depicting exemplary processing to mount one or more semiconductor chips on the RDL structure;
  • FIG. 16 is a sectional view like FIG. 15, but depicting exemplary processing to fabricate interconnects.
  • FIG. 17 is a sectional view like 16, but depicting exemplary processing to attach dicing tape and perform singulation.
  • One potential conventional solution to provide regulated voltage would be to incorporate a regulator inductor into a semiconductor chip.
  • integrated inductors for high current applications require very low resistance thick metals that are typically not present in today’s semiconductor chip processing technologies.
  • current CMOS processes create top metal layers of too high a resistance to serve as an inductor without unacceptable I 2 R losses.
  • Some conventional designs incorporate magnetic core inductors into a semiconductor chip. Such devices may have current limitations due to device geometry. Still other designs use inductors mounted to the surface of a package substrate, albeit with an attendant performance penalty associated with the path length from the inductor to the chip input/outputs (I/Os) where the regulated voltage is needed.
  • the disclosed arrangements provide a semiconductor chip package with an integrated voltage regulator.
  • the voltage regulator is fabricated by positioning conductive pillars in a molding layer and using those conductive pillars along with conductor traces on opposite sides of the pillars to provide one or more inductor coils.
  • the molding layer is sandwiched between redistribution layer (RDL) structures and one or more semiconductor chips are mounted on one of the RDL structures.
  • RDL redistribution layer
  • Such inductor coils are configured like solenoids with coil axes oriented so that the generated magnetic fields do not project towards the semiconductor chips.
  • the conductive pillars produce smaller I 2 R losses.
  • the inductor coils do not take up space on package substrates.
  • the molding layer is electrically insulating, which results in low coupling losses.
  • inductor coils can be substantially co-axial and nested to produce multiple phases.
  • an apparatus in accordance with one aspect of the present invention, includes a first redistribution layer (RDL) structure having a first plurality of conductor traces, a first molding layer on the first RDL structure, plural conductive pillars in the first molding layer, each of the conductive pillars including a first end and a second end, a second RDL structure on the first molding layer, the second RDL structure having a second plurality of conductor traces, and wherein some of the conductive pillars are electrically connected between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil.
  • RDL redistribution layer
  • the apparatus including control and switching logic connected to the inductor to provide a voltage regulator.
  • the apparatus including a first semiconductor chip mounted on the second RDL structure.
  • the apparatus wherein the first semiconductor chip comprises control and switching logic connected to the inductor to provide a voltage regulator.
  • the apparatus comprising a second molding layer on the second RDL structure at least partially encapsulating the first semiconductor chip.
  • the apparatus comprising a circuit board, the apparatus being mounted on the circuit board.
  • the apparatus comprising a high permeability core positioned inside the first inductor coil.
  • a semiconductor chip device includes a first redistribution layer (RDL) structure having a first plurality of conductor traces, a first molding layer on the first RDL structure, plural conductive pillars in the first molding layer, each of the conductive pillars including a first end and a second end, a second RDL structure on the first molding layer, the second RDL structure having a second plurality of conductor traces, wherein some of the conductive pillars are electrically connected between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil, and a first semiconductor chip mounted on the second RDL structure, the first semiconductor chip having voltage regulator switching and control logic connected to the first inductor coil to provide an integrated voltage regulator.
  • RDL redistribution layer
  • the semiconductor chip device comprising a second semiconductor chip mounted on the second RDL structure, the integrated voltage regulator being operable to supply a regulated voltage to the second semiconductor chip.
  • the semiconductor chip device comprising a second molding layer on the second RDL structure at least partially encapsulating the first semiconductor chip.
  • the semiconductor chip device comprising a circuit board, the semiconductor chip device being mounted on the circuit board.
  • the semiconductor chip device comprising a high permeability core positioned inside the first inductor coil.
  • a method manufacturing includes fabricating a first redistribution layer (RDL) structure having a first plurality of conductor traces, fabricating a first molding layer on the first RDL structure, fabricating plural conductive pillars in the first molding layer, each of the conductive pillars including a first end and a second end, fabricating a second RDL structure on the first molding layer, the second RDL structure having a second plurality of conductor traces, and electrically connecting some of the conductive pillars between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil.
  • RDL redistribution layer
  • the method comprising connecting control and switching logic to the inductor to provide a voltage regulator.
  • the method comprising mounting a first semiconductor chip on the second RDL structure.
  • the method wherein the first semiconductor chip comprises control and switching logic connected to the inductor to provide a voltage regulator.
  • the method comprising mounting the first RDL structure on a circuit board.
  • the method wherein the first semiconductor chip comprises control and switching logic connected to the inductor to provide a voltage regulator.
  • the method comprising fabricating a second molding layer on the second RDL structure at least partially encapsulating the first semiconductor chip.
  • the method comprising mounting the apparatus on a circuit board.
  • the method comprising a high permeability core positioned inside the first inductor coil.
  • the method comprising electrically other of the conductive pillars between other of the first plurality of conductor traces and other of the second plurality of conductor traces to provide a second inductor coil.
  • FIG. 1 therein is shown a pictorial view of an exemplary arrangement of a semiconductor chip device 100 that includes a molded fan-out package 105 mounted on a circuit board 110.
  • the molded fan-out package 105 includes a RDL structure 115 that is sandwiched between a molding layer 120 and another molding layer 125.
  • the molding layer 125 at least partially encases one or more
  • the molding layer 125 can optionally encase one or more capacitors, two of which are shown and labeled 140 and 145, respectively, and are shown in phantom since they are obscured by the upper surface of the molding layer 125.
  • the semiconductor chips 130 and 135 can be any of a variety of different types of circuit devices used in electronics, such as, for example, interposers, microprocessors, graphics processors, combined microprocessor/graphics processors, application specific integrated circuits, memory devices or the like, and can be single or multi -core.
  • the semiconductor chips 130 and 135 can be constructed of bulk semiconductor, such as silicon or germanium, or semiconductor-on-insulator materials, such as silicon-on-insulator materials or even insulator materials.
  • semiconductor-on-insulator materials such as silicon-on-insulator materials or even insulator materials.
  • Stacked dice can be used if desired.
  • the circuit board 110 can be another semiconductor chip of the type described above, a semiconductor chip package substrate, a circuit card, or virtually any other type of printed circuit board. Monolithic or laminate structures could be used. A build up design is one example of a laminate.
  • the circuit board 110 can consist of a central core upon which one or more build-up layers are formed and below which an additional one or more build-up layers are formed.
  • the core itself can consist of a stack of one or more layers. So-called“coreless” designs can be used as well.
  • the layers of the circuit board 110 can consist of an insulating material, such as various well- known epoxies or other resins interspersed with metal interconnects. A multi-layer configuration other than buildup could be used.
  • the circuit board 110 can be composed of well-known ceramics or other materials suitable for package substrates or other printed circuit boards.
  • the circuit board 110 includes plural I/Os 147, which can be the depicted solder balls, but could also be lands, pins or others.
  • FIG. 2 is a sectional view of FIG. 1 taken at section 2-2, but without showing the circuit board 110. Note that because of the location of section 2-2, both the semiconductor chip 130 and the semiconductor chip 135 as well as portions of the molding layers 120 and 125 and the RDL structure 115 are shown in section.
  • the molded fan-out package 105 includes one or more embedded inductors that are positioned inside the molding layer 120. There can be one or many such inductors. In this illustrative arrangement, three such inductors 150, 155 and 160 are depicted and shown in phantom since they are obscured by the molding layer 125, the RDL structure 115 and the molding layer 120.
  • the RDL structure 115 consists of one or more layers of metallization, such as the disclosed traces 165a, 165b and 165c interconnected with other traces by way of vias 170 and interspersed with one or more layers of insulating material 171. Additional conductor traces 165d, 165e, 165f and 165g are fabricated in another RDL structure 172 formed on the molding layer 120 opposite to the RDL structure 115.
  • the traces 165a, 165b, 165c, 165d, 165e, 165f and 165g make up part of the inductor 155.
  • the traces 165a, 165b, 165c, 165d, 165e, 165f and 165g and the vias 170 can be composed of a variety of conductor materials, such as copper, aluminum, silver, gold, platinum, palladium, titanium, refractory metals, refractory metal compounds, alloys of these or the like.
  • the traces 165a, 165b, 165c, 165d, 165e, 165fand 165g and the vias 170 can consist of a laminate of plural metal layers.
  • the insulating material 171 can be composed of various dielectric materials, such as polyimide, polybenzoxazoles, benzocyclobutene or other polymers, and applied using well-known application and curing techniques.
  • the semiconductor chips 130 and 135 include device regions 175 and 180, respectively, that face toward the RDL structure 115 and are interconnected thereto by way of plural interconnects 185 and 190 respectively.
  • the device regions 175 and 180 can include multitudes of circuit structures such as transistors, passive devices or other types of structures and multiple layers of metallization to ultimately connect to the interconnects 185 and 190 respectively.
  • the device region 175 can include integrated voltage regulator circuitry 192 and the device region 180 can include integrated voltage regulator circuitry 194.
  • the integrated voltage regulator circuitry 192 can be connected to one or more inductors, such as the inductors 145, 150, 155 etc. to provided an integrated voltage regulator.
  • the integrated voltage regulator circuitry 194 can similarly be connected to one or more inductors, such as the inductors 145, 150, 155 etc. to provide to an integrated voltage regulator.
  • the interconnects 185 and 190 are in turn connected to the RDL structure 115 by way of a metallization layer 195.
  • the interconnects 185 and 190 can be solder bumps, solder micro bumps, connective pillars or other types of conductor structures.
  • an underfdl 200 can be positioned between the chips 130 and 135 and the RDL structure 115.
  • the underfill 200 can be placed by capillary action after the mounting of the chips 130 and 135 or positioned prior to the mounting of the chips 130 and 135.
  • the molding layer 125 can be composed of various polymeric molding materials. Two commercial variants are Sumitomo EME-G750 and G760. Well-known compression molding techniques can be used to mold the molding layer 125.
  • the molding layer 125 is coterminous vertically with the upper surfaces of the chips 130 and 135. This can be accomplished by grinding or possibly by molding in such as way that the molding layer 125 does not cascade over the tops of the chips 130 and 135.
  • the molding layer 120 includes plural conductive pillars, a few of which are labeled 205a, 205b, 205c, 205d and 205e, that connect at their upper ends to one or more of the conductor traces 165a, 165b and 165c of the RDL structure 115 and at their lower ends to conductor structures 210 or the conductor traces 165d, 165e, 165f and 165g that are fabricated in the RDL structure 172.
  • the molding layer 120 can be composed of the same types of materials and applied using the same techniques as the molding layer 125.
  • the RDL structure 172 can consist of the aforementioned conductor traces 165d, 165e, 165f and 165g and the conductor structures 210, which are depicted as vertically extending structures that can also include laterally extending traces or other types of RDL type metallization and one or more layers of a dielectric material such as polyimide, polybenzoxazoles, benzocyclobutene or other polymers, and applied using well-known application and curing techniques.
  • Plural interconnects 220 project from the RDL structure 172 and are electrically connected to some of the conductive pillars, such as 205a, by way of the conductor structures 210 and I/O pads 225.
  • the conductive pillars 205b, 205c, 205d and 205e are not positioned in the same plane as other of the conductive pillars, such as the pillar 205a and others shown cross-hatched.
  • the conductive pillars 205b, 205c, 205d and 205e are positioned farther into the page than the pillars 205a and thus obscured by the molding layer 120 and shown in phantom.
  • the embedded inductor 155 consists of the conductor traces 165a, 165b, 165c, 165d, 165e and 165f interconnected by the conductive pillars 205b, 205c, 205d and 205e as well as additional conductive pillars that are in the molding layer 120 but are positioned further out of the page than the section shown in FIG. 2 and thus not visible.
  • the embedded inductor 155 can include an optional high permeability core 230 composed of ferrite or other high permeability materials that is secured to the RDL structure 215 by way of a suitable adhesive layer 235.
  • the embedded inductor 155 in this illustrative arrangement is a solenoid coil with a coil axis 236 that does not pass through either of the semiconductor chips.
  • the inductor 155 generates a magnetic field B that is substantially parallel to the coil axis 236. This arrangement imposes less electromagnetic interference on the semiconductor chips 130 and 135.
  • a variety of IVR architectures can be used with the semiconductor chip device 100 to supply regulated voltage power.
  • An exemplary architecture and an exemplary electrical pathway associated with the chips 130 and 135 of the semiconductor chip device 100 will be described now in conjunction with FIG. 2 and also FIG. 3, which is a schematic diagram.
  • a high voltage input HV DD (from a source, such as the circuit board 110 shown in FIG. 1 or another device not shown) is delivered to one of the I/Os 220 and, by way of an electrical pathway 237 to the voltage regulator circuitry 192 of the semiconductor chip 130.
  • the electrical pathway 237 can include one or more of the conductive pillars 205a, etc., the RDL structure 115, the metal layer 195 and the interconnects 185.
  • the voltage regulator logic 192 further includes a controller 239 and switching logic 241 that, together with a passive device circuit, such as passive device circuit 243, make up an IVR.
  • the switching logic 241 is electrically connected to the passive device circuit 243 by way of the RDL structure 115.
  • the passive device circuit 243 includes a pair of inductors, for example the inductors 155 and 160, and a pair of capacitors 245 and 246 (and optionally more than two of each) that are can be positioned on the chip 130 or elsewhere in the semiconductor chip device 100.
  • the switching logic 241 includes two or more transistors to selectively pass current to the inductors 155 and 160 of the passive device circuit 243.
  • the common output of the inductors 155 and 160 is provided as an input to the semiconductor chip 135 as a regulated voltage RV DD by way of the RDL structure 115.
  • the outputs of the inductors 125 and 130 are also tied to ground by way of respective capacitors 245 and 246.
  • the capacitors 245 and 246 could be internal or external to the semiconductor chip device 100 and number more than two.
  • the semiconductor chip 135 is operable to receive the voltage input HV DD and, by way of the controller 239, the switching logic 241 and the passive device circuit 243, deliver the regulated voltage RV DD as an input to the semiconductor chip 135.
  • the controller 239, the switching logic 241 and the inductors 155 and 160 and capacitors 245 and 246 are configured to function as a well-known buck regulator.
  • the controller 239 can be implemented on the semiconductor chip 130 or as a discrete component.
  • the switching logic 241 can be similarly implemented on the semiconductor chip 130 or as a discrete component. Indeed the controller 239 and the switching logic 241 can be integrated into a single device that is integrated into the semiconductor chip 130 as shown.
  • the semiconductor chip 135 with its voltage regulator circuitry 194 can provide IVR functionality like the semiconductor chip 130 just described.
  • multiple IVRs can be fabricated in or on a given chip, such as the semiconductor chips 130 and 135, and chained together. Of course, other IVR architectures that utilize inductors could be used.
  • FIG. 4 is a pictorial view of components of the embedded inductor 155 removed from the molding layer 120, the RDL structure 115 and the RDL structure 172 shown in FIG. 2.
  • the embedded inductor 155 can consist of the conductor traces 165a, 165b, 165c, 165d, 165e, 165f and 165g interconnected by way of the conductive pillars 205b, 205c, 205d, and the aforementioned pillars 205e, 205f, 205g and 205h that were not visible in FIG. 2.
  • the high permeability core 230 is positioned inside the inductor coil that is made up by the aforementioned conductor traces 165a, 165b, 165c, 165d, 165e, 165f and 165g and the pillars 205b, 205c, 205d, 205e, 205f, 205g and 205h.
  • the high permeability core 230 is constructed with a rectangular cross section, however, other shapes could be used such as round or oval. It should be understood that the number of traces and pillars that make up the inductor 155 and disclosed alternatives can be varied.
  • the structures that make up a given inductor can be constructed to deliver a desired inductance.
  • the widths, thicknesses, spacings, numbers and material compositions of the conductor traces 165a, 165b, 165c, 165d, 165e, 165f and 165g and the pillars 205b, 205c, 205d, 205e, 205f, 205g and 205h can be selected to yield a desired inductance.
  • the inductor 155 generates a magnetic field B that is preferably substantially aligned with the coil axis 236.
  • the high permeability core 230 is an optional feature.
  • FIG. 5 which is a pictorial view of an alternate exemplary embedded inductor 155 '
  • the high permeability core 230 depicted in FIG. 3 can be omitted and the embedded inductor simply include the traces 165a, 165b, 165c, 165d, 165e, 165f and 165g interconnected by the conductive pillars 205b, 205c, 205d, 205e, 205f, 205g and 205h.
  • the inductor 155' generates a magnetic field B that is preferably substantially aligned with the coil axis 236.
  • multiple inductor coils can be substantially co-axial or otherwise nested together to provide multiple phases.
  • the embedded inductor 155 " can consist of one inductor that includes traces 165a, 165b and 165c, 165d, 165e and 165f and interconnected by conductive pillars 205a,
  • This combination constitutes the first inductor that can be generating a first magnetic field B 1 at some first phase f 1 and another substantially co-axial inductor that consists of conductor traces 165g, 165h, 165i, 165j, 165k and 1651 interconnected by way of conductive pillars 205g, 205h, 205i, 205j, 205k and 2051 generating a second magnetic field B 2 at some second phase f 2 where B, and B 2 are substantially aligned with the coil axes 236.
  • more than two inductors could be nested together in the same general location as shown in FIG. 6 with or without the high permeability core 230.
  • FIGS. 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17 An exemplary method for fabricating the molded fan-out package 100 depicted in FIGS. 1 and 2 can be understood by referring now to FIGS. 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17 and initially to FIG. 7.
  • the following description will focus on the construction of the inductor 155, but will be illustrative of the construction of the other inductors 150 and 160 as well.
  • the process begins with the fabrication of the structures associated with the conductive pillars 205a, 205b and 205c, etc.
  • a release layer 250 is applied to a carrier wafer 255.
  • the release layer 250 can be a light activated, thermally activated, or other type of adhesive or even some form of tape that can enable the carrier wafer 255 to be removed without destructively damaging the structures mounted thereon at the time of separation.
  • the carrier wafer 255 can be composed of various types of glasses or even semiconductors, such as silicon. This and subsequent processing can be performed on a wafer level as depicted in FIG. 8, which shows the release layer 250 applied to the carrier wafer 255.
  • the rectangular boxes 256 represent schematically the locations where individual molded packages will be singulated in subsequent processing.
  • a dielectric layer 257 is applied to the release layer 250.
  • the dielectric layer 257 will eventually make up part of the RDL structure 172 depicted in FIG. 2.
  • a plating seed layer 258 is applied to the dielectric layer 257.
  • the plating seed layer 258 can be composed of a variety of materials that are suitable for plating seed layers, such as copper or the like, and applied by well-known sputtering, chemical vapor deposition, electroless plating or the like.
  • a photolithography mask 260 is applied to the plating seed layer 258 and patterned
  • the photolithography mask 260 can be composed of negative tone or positive tone resist as desired. Note that some of the openings 270 are not in the same plane as others and thus are shown in phantom.
  • the openings 270 shown in phantom will be the locations where, for example, conductive pillars 205a, 205b, 205c, 205d and 205e shown in FIG. 2 will be fabricated. For simplicity of illustration, the plating seed layer 258 will not be shown in other figures.
  • a plating process is performed to fabricate the conductive pillars 205a, 205b, 205c, 205d and 205e and the photolithography mask 260 is stripped using ashing, solvent stripping or the like to yield the conductive pillars 205a, 205b, 205c and 205d (and others unlabeled).
  • Portions of the plating seed layer 258 (not shown) on the dielectric layer 257 lateral to the pillars 205a, 205b, 205c and 205d are etched using well-known etch techniques. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
  • the optional high permeability core 230 is mounted on the polymer dielectric layer 258 and secured thereto by way of the aforementioned adhesive 235. It should be remembered that some of the conductive pillars 205b, 205c and 205d, for example, are positioned farther into the page than, for example, the conductive pillar 205a and its adjacent unlabeled pillars. Therefore, the majority of the pillars 205a, 205b, 205c and 205d are obscured by the placement of the high permeability core 230. Of course, there can be multiple high permeability cores 230 placed if multiple inductors 150, 155, 160 etc. are constructed. It should also be understood that other pillars serving as inductor components or not are constructed elsewhere on the dielectric layer 257. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
  • the molding layer 120 is applied on the dielectric layer 257 over the pillars 205a, 205b, 205c and 205d and the optional high permeability core 230 using well- known compression molding techniques.
  • the molding layer 120 is applied with some initial height z, that is taller than the embedded conductive pillars 205a, 205b, 205c and 205d.
  • the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
  • a grinding process is performed on the molding layer 120 to expose the tops of the conductive pillars 205a, 205b, 205c and 205d. This reduces the height of the molding layer 120 to some new height z 2 .
  • the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
  • a multitude of steps are performed to fabricate the RDL structure 115 on the molding layer 120. These include well-known material deposition and patterning techniques and can be either additive or subtractive techniques to establish the conductor traces 165a, 165b and 165c in electrical contact with the conductive pillars 205b, 205c and 205d and the others that are depicted but not separately labeled as well as the vias 170 and the various dielectric layers 171.
  • the fabrication of the multiple dielectric layers 171 can include application and baking processes as necessary. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
  • the metallization layer 195 is fabricated on the RDL structure 115, again using well-known material application and patterning techniques.
  • the semiconductor chips 130 and 135 are next mounted on the metallization layer 195 and interconnected thereto by way of the aforementioned interconnects 185 and 190, respectively. This can entail a solder reflow if the interconnects are composed of or otherwise use solder.
  • the underfill 200 can be applied before or after the mounting of the chips 130 and 135 as discussed above and subjected to a bake process to harden it.
  • the molding layer 125 is formed by well-known compression molding techniques.
  • the molding layer 125 can be applied with some initial height z 3 which at least partially encases the semiconductor chips 130 and 135 and can be above the upper surfaces thereof as shown or at a lower elevation if desired.
  • a grinding operation can be used to tailor the post-molding height of the molding layer 125 to that depicted in FIG. 2.
  • the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
  • the carrier wafer 255 can be removed by either activating the release layer 250 or some other non-destructive means and the combination of the molding layers 120 and 125 and the chips 130 and 135 flipped over from the orientation shown in FIG.
  • the conductor structures 210 can be formed by well-known material deposition techniques such as sputtering, CVD or the like to fabricate the RDL structure 172.
  • the I/O pads 225 can fabricated using well-known sputtering, plating or the like.
  • the interconnects 220 can be mounted or otherwise formed on the pads 225 using well-known plating, sputtering, pick and place or the like.
  • a dicing tape 280 can be applied to the side of the molded fan-out package 100 and a dicing operation can be performed to singulate it from the others that made up a reconstituted wafer.
  • the dicing tape 280 is subsequently removed and the molded fan-out package 100 can be mounted to the circuit board 110 shown in FIG. 1.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Coils Or Transformers For Communication (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

Various semiconductor chip devices and methods of making the same are disclosed. In one aspect, an apparatus is provided that includes a first redistribution layer (RDL) structure (172) having a first plurality of conductor traces (l65d, l65e), a first molding layer (120) on the first RDL structure, plural conductive pillars (205a, 205b) in the first molding layer, each of the conductive pillars including a first end and a second end, a second RDL structure (115) on the first molding layer, the second RDL structure having a second plurality of conductor traces (l65a, 165b), and wherein some of the conductive pillars (205b, 205c) are electrically connected between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil.

Description

INTEGRATED CIRCUIT PACKAGE
WITH INTEGRATED VOLTAGE REGULATOR
BACKGROUND OF THE INVENTION
[0001] Conventional integrated circuits are frequently implemented on a semiconductor substrate or die that consists of a small, often rectangular, piece of semiconductor material, typically silicon, fashioned with two opposing principal sides. The active circuitry for the die is concentrated near one of the two principal sides. A conventional die is usually mounted on some form of substrate, such as a package substrate or a printed circuit board. Electrical conductivity between the die and the underlying substrate or board is established through a variety of conventional mechanisms. In a so-called flip-chip configuration, the active circuitry side of the die is provided with a plurality of conductor balls or bumps that are designed to establish a metallurgical bond with a corresponding plurality of conductor pads positioned on the substrate or circuit board. The die is flipped over and seated on the underlying substrate with the active circuitry side facing downwards. A subsequent thermal process is performed to establish the requisite metallurgical bond between the bumps and the pads. One of the principal advantages of a flip-chip mounting strategy is the relatively short electrical pathways between the integrated circuit and the substrate. These relatively low inductance pathways yield a high speed performance for the electronic device.
[0002] Power is supplied to the substrate or circuit board from some external power supply, which might be on or connected to a system board. The input power is typically produced by a voltage regulator on the system board. A 3.3 volt regulated voltage is typical of present-day power supplies for integrated circuits. However, conventional semiconductor chips often require power at different voltage levels. Providing a regulated step down voltage, from say a 3.3 volt input, can produce surprisingly high currents. For example, an integrated circuit operating at 100 watts and 1 volt may draw nearly 100 amps of current. Conventional voltage regulators usually include an inductor and switching logic to charge and discharge the inductor according to some algorithm.
BRIEF DESCRIPTION OF THE DRAWINGS
[0003] The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings in which:
[0004] FIG. 1 is a pictorial view of an exemplary arrangement of a semiconductor chip device;
[0005] FIG. 2 is a sectional view of a portion of the device depicted in FIG. 1 ;
[0006] FIG. 3 is a schematic view of an exemplary integrated voltage regulator;
[0007] FIG. 4 is a pictorial view of an exemplary arrangement of an inductor;
[0008] FIG. 5 is a pictorial view of an alternate exemplary arrangement of an inductor;
[0009] FIG. 6 is a pictorial view of an alternate exemplary arrangement of multiple inductors;
[0010] FIG. 7 is a sectional view depicting exemplary processing of a carrier wafer to fabricate a semiconductor device;
[0011] FIG. 8 is a pictorial view of the exemplary carrier wafer;
[0012] FIG. 9 is a sectional view like FIG. 7, but depicting exemplary processing to fabricate plural conductive pillars;
[0013] FIG. 10 is a sectional view like FIG. 9, but depicting exemplary additional processing to fabricate plural conductive pillars;
[0014] FIG. 11 is a sectional view like FIG. 10, but depicting exemplary processing to position an optional high permeability inductor core;
[0015] FIG. 12 is a sectional view like FIG. 11, but depicting exemplary processing to fabricate a molding layer around the conductive pillars;
[0016] FIG. 13 is a sectional view like FIG. 12, but depicting exemplary additional processing to fabricate the molding layer;
[0017] FIG. 14 is a sectional view like FIG. 13, but depicting exemplary processing to fabricate a redistribution layer (RDL) structure on the molding layer;
[0018] FIG. 15 is a sectional view like FIG. 14, but depicting exemplary processing to mount one or more semiconductor chips on the RDL structure;
[0019] FIG. 16 is a sectional view like FIG. 15, but depicting exemplary processing to fabricate interconnects; and
[0020] FIG. 17 is a sectional view like 16, but depicting exemplary processing to attach dicing tape and perform singulation. DETAILED DESCRIPTION
[0021] One potential conventional solution to provide regulated voltage would be to incorporate a regulator inductor into a semiconductor chip. However, integrated inductors for high current applications require very low resistance thick metals that are typically not present in today’s semiconductor chip processing technologies. For example, current CMOS processes create top metal layers of too high a resistance to serve as an inductor without unacceptable I2R losses. Some conventional designs incorporate magnetic core inductors into a semiconductor chip. Such devices may have current limitations due to device geometry. Still other designs use inductors mounted to the surface of a package substrate, albeit with an attendant performance penalty associated with the path length from the inductor to the chip input/outputs (I/Os) where the regulated voltage is needed.
[0022] The disclosed arrangements provide a semiconductor chip package with an integrated voltage regulator. The voltage regulator is fabricated by positioning conductive pillars in a molding layer and using those conductive pillars along with conductor traces on opposite sides of the pillars to provide one or more inductor coils. The molding layer is sandwiched between redistribution layer (RDL) structures and one or more semiconductor chips are mounted on one of the RDL structures. Such inductor coils are configured like solenoids with coil axes oriented so that the generated magnetic fields do not project towards the semiconductor chips. The conductive pillars produce smaller I2R losses. The inductor coils do not take up space on package substrates. The molding layer is electrically insulating, which results in low coupling losses. In addition, inductor coils can be substantially co-axial and nested to produce multiple phases.
[0023] In accordance with one aspect of the present invention, an apparatus is provided that includes a first redistribution layer (RDL) structure having a first plurality of conductor traces, a first molding layer on the first RDL structure, plural conductive pillars in the first molding layer, each of the conductive pillars including a first end and a second end, a second RDL structure on the first molding layer, the second RDL structure having a second plurality of conductor traces, and wherein some of the conductive pillars are electrically connected between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil.
[0024] The apparatus including control and switching logic connected to the inductor to provide a voltage regulator.
[0025] The apparatus including a first semiconductor chip mounted on the second RDL structure.
[0026] The apparatus wherein the first semiconductor chip comprises control and switching logic connected to the inductor to provide a voltage regulator.
[0027] The apparatus comprising a second molding layer on the second RDL structure at least partially encapsulating the first semiconductor chip. [0028] The apparatus comprising a circuit board, the apparatus being mounted on the circuit board.
[0029] The apparatus comprising a high permeability core positioned inside the first inductor coil.
[0030] The apparatus wherein other of the conductive pillars are electrically connected between other of the first plurality of conductor traces and other of the second plurality of conductor traces to provide a second inductor coil.
[0031] The apparatus wherein the second inductor coil is substantially co-axial with the first inductor coil.
[0032] In accordance with another aspect of the present invention, a semiconductor chip device is provided that includes a first redistribution layer (RDL) structure having a first plurality of conductor traces, a first molding layer on the first RDL structure, plural conductive pillars in the first molding layer, each of the conductive pillars including a first end and a second end, a second RDL structure on the first molding layer, the second RDL structure having a second plurality of conductor traces, wherein some of the conductive pillars are electrically connected between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil, and a first semiconductor chip mounted on the second RDL structure, the first semiconductor chip having voltage regulator switching and control logic connected to the first inductor coil to provide an integrated voltage regulator.
[0033] The semiconductor chip device comprising a second semiconductor chip mounted on the second RDL structure, the integrated voltage regulator being operable to supply a regulated voltage to the second semiconductor chip.
[0034] The semiconductor chip device comprising a second molding layer on the second RDL structure at least partially encapsulating the first semiconductor chip.
[0035] The semiconductor chip device comprising a circuit board, the semiconductor chip device being mounted on the circuit board.
[0036] The semiconductor chip device comprising a high permeability core positioned inside the first inductor coil.
[0037] The semiconductor chip device wherein other of the conductive pillars are electrically connected between other of the first plurality of conductor traces and other of the second plurality of conductor traces to provide a second inductor coil.
[0038] The semiconductor chip device wherein the second inductor coil is substantially co-axial with the first inductor coil.
[0039] In accordance with another aspect of the present invention, a method manufacturing is provided that includes fabricating a first redistribution layer (RDL) structure having a first plurality of conductor traces, fabricating a first molding layer on the first RDL structure, fabricating plural conductive pillars in the first molding layer, each of the conductive pillars including a first end and a second end, fabricating a second RDL structure on the first molding layer, the second RDL structure having a second plurality of conductor traces, and electrically connecting some of the conductive pillars between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil.
[0040] The method comprising connecting control and switching logic to the inductor to provide a voltage regulator.
[0041] The method comprising mounting a first semiconductor chip on the second RDL structure.
[0042] The method wherein the first semiconductor chip comprises control and switching logic connected to the inductor to provide a voltage regulator.
[0043] The method comprising mounting the first RDL structure on a circuit board.
[0044] The method wherein the first semiconductor chip comprises control and switching logic connected to the inductor to provide a voltage regulator.
[0045] The method comprising fabricating a second molding layer on the second RDL structure at least partially encapsulating the first semiconductor chip.
[0046] The method comprising mounting the apparatus on a circuit board.
[0047] The method comprising a high permeability core positioned inside the first inductor coil.
[0048] The method comprising electrically other of the conductive pillars between other of the first plurality of conductor traces and other of the second plurality of conductor traces to provide a second inductor coil.
[0049] The method wherein the second inductor coil is substantially co-axial with the first inductor coil.
[0050] In the drawings described below, reference numerals are generally repeated where identical elements appear in more than one figure. Turning now to the drawings, and in particular to FIG. 1, therein is shown a pictorial view of an exemplary arrangement of a semiconductor chip device 100 that includes a molded fan-out package 105 mounted on a circuit board 110. The molded fan-out package 105 includes a RDL structure 115 that is sandwiched between a molding layer 120 and another molding layer 125. The molding layer 125 at least partially encases one or more
semiconductor chips and in this illustrative arrangement semiconductor chips 130 and 135. In addition, the molding layer 125 can optionally encase one or more capacitors, two of which are shown and labeled 140 and 145, respectively, and are shown in phantom since they are obscured by the upper surface of the molding layer 125.
[0051] None of the arrangements disclosed herein is reliant on particular functionalities of the semiconductor chips 130 and 135 or the circuit board 110. Thus, the semiconductor chips 130 and 135 can be any of a variety of different types of circuit devices used in electronics, such as, for example, interposers, microprocessors, graphics processors, combined microprocessor/graphics processors, application specific integrated circuits, memory devices or the like, and can be single or multi -core. The semiconductor chips 130 and 135 can be constructed of bulk semiconductor, such as silicon or germanium, or semiconductor-on-insulator materials, such as silicon-on-insulator materials or even insulator materials. Thus, the term“semiconductor chip” even contemplates insulating materials. Stacked dice can be used if desired.
[0052] The circuit board 110 can be another semiconductor chip of the type described above, a semiconductor chip package substrate, a circuit card, or virtually any other type of printed circuit board. Monolithic or laminate structures could be used. A build up design is one example of a laminate. In this regard, the circuit board 110 can consist of a central core upon which one or more build-up layers are formed and below which an additional one or more build-up layers are formed.
The core itself can consist of a stack of one or more layers. So-called“coreless” designs can be used as well. The layers of the circuit board 110 can consist of an insulating material, such as various well- known epoxies or other resins interspersed with metal interconnects. A multi-layer configuration other than buildup could be used. Optionally, the circuit board 110 can be composed of well-known ceramics or other materials suitable for package substrates or other printed circuit boards. The circuit board 110 includes plural I/Os 147, which can be the depicted solder balls, but could also be lands, pins or others.
[0053] Additional details of the semiconductor chip device 100 can be understood by referring now also to FIG. 2, which is a sectional view of FIG. 1 taken at section 2-2, but without showing the circuit board 110. Note that because of the location of section 2-2, both the semiconductor chip 130 and the semiconductor chip 135 as well as portions of the molding layers 120 and 125 and the RDL structure 115 are shown in section. The molded fan-out package 105 includes one or more embedded inductors that are positioned inside the molding layer 120. There can be one or many such inductors. In this illustrative arrangement, three such inductors 150, 155 and 160 are depicted and shown in phantom since they are obscured by the molding layer 125, the RDL structure 115 and the molding layer 120. Note that because of the location of section 2-2, the embedded inductor 155 is also shown in section in FIG. 2. Before turning to the structure of the inductor 155 in detail, additional details regarding the molding layer 120, the RDL structure 115 and the molding layer 125 will now be described. The RDL structure 115 consists of one or more layers of metallization, such as the disclosed traces 165a, 165b and 165c interconnected with other traces by way of vias 170 and interspersed with one or more layers of insulating material 171. Additional conductor traces 165d, 165e, 165f and 165g are fabricated in another RDL structure 172 formed on the molding layer 120 opposite to the RDL structure 115. The traces 165a, 165b, 165c, 165d, 165e, 165f and 165g make up part of the inductor 155. The traces 165a, 165b, 165c, 165d, 165e, 165f and 165g and the vias 170 can be composed of a variety of conductor materials, such as copper, aluminum, silver, gold, platinum, palladium, titanium, refractory metals, refractory metal compounds, alloys of these or the like. In lieu of unitary structures, the traces 165a, 165b, 165c, 165d, 165e, 165fand 165g and the vias 170 can consist of a laminate of plural metal layers. However, the skilled artisan will appreciate that a great variety of conducting materials can be used for the traces 165a, 165b, 165c, 165d, 165e, 165f and 165g and the vias 170 Various well-known techniques for applying metallic materials can be used, such as physical vapor deposition (sputtering), chemical vapor deposition (CVD), plating or the like. The insulating material 171 can be composed of various dielectric materials, such as polyimide, polybenzoxazoles, benzocyclobutene or other polymers, and applied using well-known application and curing techniques.
[0054] The semiconductor chips 130 and 135 include device regions 175 and 180, respectively, that face toward the RDL structure 115 and are interconnected thereto by way of plural interconnects 185 and 190 respectively. The device regions 175 and 180 can include multitudes of circuit structures such as transistors, passive devices or other types of structures and multiple layers of metallization to ultimately connect to the interconnects 185 and 190 respectively. The device region 175 can include integrated voltage regulator circuitry 192 and the device region 180 can include integrated voltage regulator circuitry 194. The integrated voltage regulator circuitry 192 can be connected to one or more inductors, such as the inductors 145, 150, 155 etc. to provided an integrated voltage regulator. The integrated voltage regulator circuitry 194 can similarly be connected to one or more inductors, such as the inductors 145, 150, 155 etc. to provide to an integrated voltage regulator. The interconnects 185 and 190 are in turn connected to the RDL structure 115 by way of a metallization layer 195. The interconnects 185 and 190 can be solder bumps, solder micro bumps, connective pillars or other types of conductor structures. To lessen the effects of differences in CTE between the chips 130 and 135 and the other structures of the molded fan-out package 100, an underfdl 200 can be positioned between the chips 130 and 135 and the RDL structure 115. The underfill 200 can be placed by capillary action after the mounting of the chips 130 and 135 or positioned prior to the mounting of the chips 130 and 135.
[0055] The molding layer 125 can be composed of various polymeric molding materials. Two commercial variants are Sumitomo EME-G750 and G760. Well-known compression molding techniques can be used to mold the molding layer 125. Here, the molding layer 125 is coterminous vertically with the upper surfaces of the chips 130 and 135. This can be accomplished by grinding or possibly by molding in such as way that the molding layer 125 does not cascade over the tops of the chips 130 and 135.
[0056] The molding layer 120 includes plural conductive pillars, a few of which are labeled 205a, 205b, 205c, 205d and 205e, that connect at their upper ends to one or more of the conductor traces 165a, 165b and 165c of the RDL structure 115 and at their lower ends to conductor structures 210 or the conductor traces 165d, 165e, 165f and 165g that are fabricated in the RDL structure 172. The molding layer 120 can be composed of the same types of materials and applied using the same techniques as the molding layer 125.
[0057] The RDL structure 172 can consist of the aforementioned conductor traces 165d, 165e, 165f and 165g and the conductor structures 210, which are depicted as vertically extending structures that can also include laterally extending traces or other types of RDL type metallization and one or more layers of a dielectric material such as polyimide, polybenzoxazoles, benzocyclobutene or other polymers, and applied using well-known application and curing techniques. Plural interconnects 220 project from the RDL structure 172 and are electrically connected to some of the conductive pillars, such as 205a, by way of the conductor structures 210 and I/O pads 225. Note that the conductive pillars 205b, 205c, 205d and 205e are not positioned in the same plane as other of the conductive pillars, such as the pillar 205a and others shown cross-hatched. The conductive pillars 205b, 205c, 205d and 205e are positioned farther into the page than the pillars 205a and thus obscured by the molding layer 120 and shown in phantom.
[0058] The embedded inductor 155 consists of the conductor traces 165a, 165b, 165c, 165d, 165e and 165f interconnected by the conductive pillars 205b, 205c, 205d and 205e as well as additional conductive pillars that are in the molding layer 120 but are positioned further out of the page than the section shown in FIG. 2 and thus not visible. The embedded inductor 155 can include an optional high permeability core 230 composed of ferrite or other high permeability materials that is secured to the RDL structure 215 by way of a suitable adhesive layer 235. The embedded inductor 155 in this illustrative arrangement is a solenoid coil with a coil axis 236 that does not pass through either of the semiconductor chips. The inductor 155 generates a magnetic field B that is substantially parallel to the coil axis 236. This arrangement imposes less electromagnetic interference on the semiconductor chips 130 and 135.
[0059] A variety of IVR architectures can be used with the semiconductor chip device 100 to supply regulated voltage power. An exemplary architecture and an exemplary electrical pathway associated with the chips 130 and 135 of the semiconductor chip device 100 will be described now in conjunction with FIG. 2 and also FIG. 3, which is a schematic diagram. A high voltage input HVDD (from a source, such as the circuit board 110 shown in FIG. 1 or another device not shown) is delivered to one of the I/Os 220 and, by way of an electrical pathway 237 to the voltage regulator circuitry 192 of the semiconductor chip 130. The electrical pathway 237 can include one or more of the conductive pillars 205a, etc., the RDL structure 115, the metal layer 195 and the interconnects 185. The voltage regulator logic 192 further includes a controller 239 and switching logic 241 that, together with a passive device circuit, such as passive device circuit 243, make up an IVR. The switching logic 241 is electrically connected to the passive device circuit 243 by way of the RDL structure 115. The passive device circuit 243 includes a pair of inductors, for example the inductors 155 and 160, and a pair of capacitors 245 and 246 (and optionally more than two of each) that are can be positioned on the chip 130 or elsewhere in the semiconductor chip device 100. The switching logic 241 includes two or more transistors to selectively pass current to the inductors 155 and 160 of the passive device circuit 243. The common output of the inductors 155 and 160 is provided as an input to the semiconductor chip 135 as a regulated voltage RVDD by way of the RDL structure 115. The outputs of the inductors 125 and 130 are also tied to ground by way of respective capacitors 245 and 246. The capacitors 245 and 246 could be internal or external to the semiconductor chip device 100 and number more than two. Thus, the semiconductor chip 135 is operable to receive the voltage input HVDD and, by way of the controller 239, the switching logic 241 and the passive device circuit 243, deliver the regulated voltage RVDD as an input to the semiconductor chip 135. The controller 239, the switching logic 241 and the inductors 155 and 160 and capacitors 245 and 246 are configured to function as a well-known buck regulator. The controller 239 can be implemented on the semiconductor chip 130 or as a discrete component. The switching logic 241 can be similarly implemented on the semiconductor chip 130 or as a discrete component. Indeed the controller 239 and the switching logic 241 can be integrated into a single device that is integrated into the semiconductor chip 130 as shown. It should be understood that the semiconductor chip 135 with its voltage regulator circuitry 194 can provide IVR functionality like the semiconductor chip 130 just described. It should be understood that multiple IVRs can be fabricated in or on a given chip, such as the semiconductor chips 130 and 135, and chained together. Of course, other IVR architectures that utilize inductors could be used.
[0060] Additional details of the embedded inductor 155 can be understood by referring now also to FIG. 4, which is a pictorial view of components of the embedded inductor 155 removed from the molding layer 120, the RDL structure 115 and the RDL structure 172 shown in FIG. 2. As just noted, the embedded inductor 155 can consist of the conductor traces 165a, 165b, 165c, 165d, 165e, 165f and 165g interconnected by way of the conductive pillars 205b, 205c, 205d, and the aforementioned pillars 205e, 205f, 205g and 205h that were not visible in FIG. 2. The high permeability core 230 is positioned inside the inductor coil that is made up by the aforementioned conductor traces 165a, 165b, 165c, 165d, 165e, 165f and 165g and the pillars 205b, 205c, 205d, 205e, 205f, 205g and 205h. Here, the high permeability core 230 is constructed with a rectangular cross section, however, other shapes could be used such as round or oval. It should be understood that the number of traces and pillars that make up the inductor 155 and disclosed alternatives can be varied. Indeed, it should be noted that the structures that make up a given inductor, such as the inductor 155 or any disclosed alternatives, can be constructed to deliver a desired inductance. For example, the widths, thicknesses, spacings, numbers and material compositions of the conductor traces 165a, 165b, 165c, 165d, 165e, 165f and 165g and the pillars 205b, 205c, 205d, 205e, 205f, 205g and 205h can be selected to yield a desired inductance. As noted above, the inductor 155 generates a magnetic field B that is preferably substantially aligned with the coil axis 236.
[0061] It should be understood that the high permeability core 230 is an optional feature. For example, and as shown in FIG. 5, which is a pictorial view of an alternate exemplary embedded inductor 155 ', the high permeability core 230 depicted in FIG. 3 can be omitted and the embedded inductor simply include the traces 165a, 165b, 165c, 165d, 165e, 165f and 165g interconnected by the conductive pillars 205b, 205c, 205d, 205e, 205f, 205g and 205h. Of course it should be understood that the ultimate input and output pathways for the embedded inductors 155 and 155 ' shown in FIGS. 4 and 5 are not shown for simplicity of illustration. The inductor 155' generates a magnetic field B that is preferably substantially aligned with the coil axis 236.
[0062] In yet another alternate exemplary arrangement of an embedded inductor 155 " shown in FIG. 6, multiple inductor coils can be substantially co-axial or otherwise nested together to provide multiple phases. For example, the embedded inductor 155 " can consist of one inductor that includes traces 165a, 165b and 165c, 165d, 165e and 165f and interconnected by conductive pillars 205a,
205b, 205c, 205d, 205e and 205f. This combination constitutes the first inductor that can be generating a first magnetic field B1 at some first phase f1 and another substantially co-axial inductor that consists of conductor traces 165g, 165h, 165i, 165j, 165k and 1651 interconnected by way of conductive pillars 205g, 205h, 205i, 205j, 205k and 2051 generating a second magnetic field B2 at some second phase f2 where B, and B2 are substantially aligned with the coil axes 236. In this illustrative arrangement there are two inductors nested together to provide multiple phases. However, the skilled artisan will appreciate that more than two inductors could be nested together in the same general location as shown in FIG. 6 with or without the high permeability core 230.
[0063] An exemplary method for fabricating the molded fan-out package 100 depicted in FIGS. 1 and 2 can be understood by referring now to FIGS. 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17 and initially to FIG. 7. The following description will focus on the construction of the inductor 155, but will be illustrative of the construction of the other inductors 150 and 160 as well. The process begins with the fabrication of the structures associated with the conductive pillars 205a, 205b and 205c, etc. As shown in FIG. 7, a release layer 250 is applied to a carrier wafer 255. The release layer 250 can be a light activated, thermally activated, or other type of adhesive or even some form of tape that can enable the carrier wafer 255 to be removed without destructively damaging the structures mounted thereon at the time of separation. The carrier wafer 255 can be composed of various types of glasses or even semiconductors, such as silicon. This and subsequent processing can be performed on a wafer level as depicted in FIG. 8, which shows the release layer 250 applied to the carrier wafer 255. The rectangular boxes 256 represent schematically the locations where individual molded packages will be singulated in subsequent processing. As shown in FIG. 9, a dielectric layer 257 is applied to the release layer 250. The dielectric layer 257 will eventually make up part of the RDL structure 172 depicted in FIG. 2. If the RDL structure 172 depicted in FIG. 2 will include multiple metal layers, then multiple layer of dielectric materials can be applied and interspersed with metallization as desired. A plating seed layer 258 is applied to the dielectric layer 257. The plating seed layer 258 can be composed of a variety of materials that are suitable for plating seed layers, such as copper or the like, and applied by well-known sputtering, chemical vapor deposition, electroless plating or the like. A photolithography mask 260 is applied to the plating seed layer 258 and patterned
photolithographically to produce plural openings 270, which will be used to plate the conductive pillars 205a, etc. The photolithography mask 260 can be composed of negative tone or positive tone resist as desired. Note that some of the openings 270 are not in the same plane as others and thus are shown in phantom. The openings 270 shown in phantom will be the locations where, for example, conductive pillars 205a, 205b, 205c, 205d and 205e shown in FIG. 2 will be fabricated. For simplicity of illustration, the plating seed layer 258 will not be shown in other figures.
[0064] As shown in FIG. 10, with the photolithography mask 260 in place and patterned, a plating process is performed to fabricate the conductive pillars 205a, 205b, 205c, 205d and 205e and the photolithography mask 260 is stripped using ashing, solvent stripping or the like to yield the conductive pillars 205a, 205b, 205c and 205d (and others unlabeled). Portions of the plating seed layer 258 (not shown) on the dielectric layer 257 lateral to the pillars 205a, 205b, 205c and 205d are etched using well-known etch techniques. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
[0065] Next and as shown in FIG. 11, the optional high permeability core 230 is mounted on the polymer dielectric layer 258 and secured thereto by way of the aforementioned adhesive 235. It should be remembered that some of the conductive pillars 205b, 205c and 205d, for example, are positioned farther into the page than, for example, the conductive pillar 205a and its adjacent unlabeled pillars. Therefore, the majority of the pillars 205a, 205b, 205c and 205d are obscured by the placement of the high permeability core 230. Of course, there can be multiple high permeability cores 230 placed if multiple inductors 150, 155, 160 etc. are constructed. It should also be understood that other pillars serving as inductor components or not are constructed elsewhere on the dielectric layer 257. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
[0066] Next and as shown in FIG. 12, the molding layer 120 is applied on the dielectric layer 257 over the pillars 205a, 205b, 205c and 205d and the optional high permeability core 230 using well- known compression molding techniques. The molding layer 120 is applied with some initial height z, that is taller than the embedded conductive pillars 205a, 205b, 205c and 205d. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
[0067] Next and as shown in FIG. 13, a grinding process is performed on the molding layer 120 to expose the tops of the conductive pillars 205a, 205b, 205c and 205d. This reduces the height of the molding layer 120 to some new height z2. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
[0068] Next and as shown in FIG. 14, a multitude of steps are performed to fabricate the RDL structure 115 on the molding layer 120. These include well-known material deposition and patterning techniques and can be either additive or subtractive techniques to establish the conductor traces 165a, 165b and 165c in electrical contact with the conductive pillars 205b, 205c and 205d and the others that are depicted but not separately labeled as well as the vias 170 and the various dielectric layers 171. The fabrication of the multiple dielectric layers 171 can include application and baking processes as necessary. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250.
[0069] Next and as shown in FIG. 15, the metallization layer 195 is fabricated on the RDL structure 115, again using well-known material application and patterning techniques. The semiconductor chips 130 and 135 are next mounted on the metallization layer 195 and interconnected thereto by way of the aforementioned interconnects 185 and 190, respectively. This can entail a solder reflow if the interconnects are composed of or otherwise use solder. The underfill 200 can be applied before or after the mounting of the chips 130 and 135 as discussed above and subjected to a bake process to harden it. Next, the molding layer 125 is formed by well-known compression molding techniques.
The molding layer 125 can be applied with some initial height z3 which at least partially encases the semiconductor chips 130 and 135 and can be above the upper surfaces thereof as shown or at a lower elevation if desired. A grinding operation can be used to tailor the post-molding height of the molding layer 125 to that depicted in FIG. 2. At this stage, the dielectric layer 257 remains attached to the carrier wafer 255 by the release layer 250. [0070] Next, and as shown in FIG. 16, the carrier wafer 255 can be removed by either activating the release layer 250 or some other non-destructive means and the combination of the molding layers 120 and 125 and the chips 130 and 135 flipped over from the orientation shown in FIG. 15 and the dielectric layer 257 can be patterned appropriately to provide suitable openings in which the conductor structures 210 can be formed by well-known material deposition techniques such as sputtering, CVD or the like to fabricate the RDL structure 172. Thereafter, the I/O pads 225 can fabricated using well-known sputtering, plating or the like. The interconnects 220 can be mounted or otherwise formed on the pads 225 using well-known plating, sputtering, pick and place or the like.
[0071] As shown in FIG. 17, a dicing tape 280 can be applied to the side of the molded fan-out package 100 and a dicing operation can be performed to singulate it from the others that made up a reconstituted wafer. The dicing tape 280 is subsequently removed and the molded fan-out package 100 can be mounted to the circuit board 110 shown in FIG. 1.
[0072] While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.

Claims

What is claimed is:
1. An apparatus, comprising:
a first redistribution layer (RDL) structure (172) having a first plurality of conductor traces (165d, 165e);
a first molding layer (120) on the first RDL structure;
plural conductive pillars (205a, 205b) in the first molding layer, each of the conductive pillars including a first end and a second end;
a second RDL structure (115) on the first molding layer, the second RDL structure having a second plurality of conductor traces (165a, 165b); and
wherein some of the conductive pillars (205b, 205c) are electrically connected between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil (155).
2. The apparatus of claim 1, comprising control and switching logic (239. 241) connected to the inductor to provide a voltage regulator.
3. The apparatus of claim 1, comprising a first semiconductor chip (130) mounted on the second RDL structure.
4. The apparatus of claim 3, wherein the first semiconductor chip comprises control and
switching logic (192) connected to the inductor to provide a voltage regulator.
5. The apparatus of claim 3, comprising a second molding layer (125) on the second RDL
structure at least partially encapsulating the first semiconductor chip.
6. The apparatus of claim 1, comprising a circuit board (110), the apparatus being mounted on the circuit board.
7. The apparatus of claim 1, comprising a high permeability core (230) positioned inside the first inductor coil.
8. The apparatus of claim 1, wherein other (205a, 205c) of the conductive pillars are electrically connected between other of the first plurality of conductor traces and other of the second plurality of conductor traces to provide a second inductor coil.
9. The apparatus of claim 8, wherein the second inductor coil is substantially co-axial with the first inductor coil.
10. A semiconductor chip device, comprising:
a first redistribution layer (RDL) structure (172) having a first plurality of conductor traces (165d, 165e);
a first molding layer (120) on the first RDL structure;
plural conductive pillars (205a, 205b) in the first molding layer, each of the conductive pillars including a first end and a second end;
a second RDL structure (115) on the first molding layer, the second RDL structure having a second plurality of conductor traces (165a, 165b);
wherein some of the conductive pillars (205b, 205c) are electrically connected between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil; and
a first semiconductor chip (130) mounted on the second RDL structure, the first
semiconductor chip having voltage regulator switching and control logic (192) connected to the first inductor coil to provide an integrated voltage regulator.
11. The semiconductor chip device of claim 10, comprising a second semiconductor chip (135) mounted on the second RDL structure, the integrated voltage regulator being operable to supply a regulated voltage to the second semiconductor chip.
12. The semiconductor chip device of claim 10, comprising a second molding layer (125) on the second RDL structure at least partially encapsulating the first semiconductor chip.
13. The semiconductor chip device of claim 10, comprising a circuit board (110), the
semiconductor chip device being mounted on the circuit board.
14. The semiconductor chip device of claim 10, comprising a high permeability core (230)
positioned inside the first inductor coil.
15. The semiconductor chip device of claim 10, wherein other of the conductive pillars (205a, 205c) are electrically connected between other of the first plurality of conductor traces and other of the second plurality of conductor traces to provide a second inductor coil.
16. The semiconductor chip device of claim 15, wherein the second inductor coil is substantially co-axial with the first inductor coil.
17. A method of manufacturing, comprising:
fabricating a first redistribution layer (RDL) structure (172) having a first plurality of
conductor traces (165d, 165e);
fabricating a first molding layer (120) on the first RDL structure;
fabricating plural conductive pillars (205a, 205b) in the first molding layer, each of the
conductive pillars including a first end and a second end;
fabricating a second RDL structure (115) on the first molding layer, the second RDL structure having a second plurality of conductor traces (165a, 165b); and
electrically connecting some of the conductive pillars (205b, 205c) between some of the first plurality of conductor traces and some of the second plurality of conductor traces to provide a first inductor coil.
18. The method of claim 17, comprising connecting control and switching logic (192) to the inductor to provide a voltage regulator.
19. The method of claim 17, comprising mounting a first semiconductor chip (130) on the second RDL structure.
20. The method of claim 19, wherein the first semiconductor chip comprises control and
switching logic (192) connected to the inductor to provide a voltage regulator.
21. The method of claim 17, comprising mounting the first RDL structure on a circuit board
(110).
22. The method of claim 21, wherein the first semiconductor chip comprises control and
switching logic connected to the inductor to provide a voltage regulator.
23. The method of claim 19, comprising fabricating a second molding layer (125) on the second RDL structure at least partially encapsulating the first semiconductor chip. 24. The method of claim 17, comprising mounting the apparatus on a circuit board (110).
25. The method of claim 17, comprising a high permeability core (230) positioned inside the first inductor coil. 26. The method of claim 17, comprising electrically connecting other of the conductive pillars
(205a, 205c) between other of the first plurality of conductor traces and other of the second plurality of conductor traces to provide a second inductor coil.
27. The method of claim 26, wherein the second inductor coil is substantially co-axial with the first inductor coil.
PCT/US2020/016773 2019-03-28 2020-02-05 Integrated circuit package with integrated voltage regulator Ceased WO2020197643A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN202080007381.XA CN113228266A (en) 2019-03-28 2020-02-05 Integrated circuit package with integrated voltage regulator
KR1020217019340A KR102876340B1 (en) 2019-03-28 2020-02-05 Integrated circuit package with integrated voltage regulator
JP2021536383A JP7638870B2 (en) 2019-03-28 2020-02-05 Integrated circuit package with integrated voltage regulator
EP20779384.5A EP3948946A4 (en) 2019-03-28 2020-02-05 BUILT-IN CIRCUIT BOX WITH BUILT-IN VOLTAGE REGULATOR

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/367,731 2019-03-28
US16/367,731 US11011466B2 (en) 2019-03-28 2019-03-28 Integrated circuit package with integrated voltage regulator

Publications (1)

Publication Number Publication Date
WO2020197643A1 true WO2020197643A1 (en) 2020-10-01

Family

ID=72604707

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2020/016773 Ceased WO2020197643A1 (en) 2019-03-28 2020-02-05 Integrated circuit package with integrated voltage regulator

Country Status (6)

Country Link
US (2) US11011466B2 (en)
EP (1) EP3948946A4 (en)
JP (1) JP7638870B2 (en)
KR (1) KR102876340B1 (en)
CN (1) CN113228266A (en)
WO (1) WO2020197643A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2022136019A (en) * 2021-03-04 2022-09-15 ズハイ アクセス セミコンダクター シーオー．，エルティーディー Embedded support frame with integrated inductor, substrate and method for manufacturing the same

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10923417B2 (en) * 2017-04-26 2021-02-16 Taiwan Semiconductor Manufacturing Company Limited Integrated fan-out package with 3D magnetic core inductor
US20200335441A1 (en) * 2019-04-18 2020-10-22 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor device and method of manufacturing a semiconductor device
US20210159182A1 (en) * 2019-11-22 2021-05-27 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor Devices and Methods of Manufacture
US11450628B2 (en) * 2019-12-15 2022-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure including a solenoid inductor laterally aside a die and method of fabricating the same
US11127718B2 (en) * 2020-01-13 2021-09-21 Xilinx, Inc. Multi-chip stacked devices
US12002770B2 (en) * 2020-02-11 2024-06-04 Taiwan Semiconductor Manufacturing Company Ltd. Power management semiconductor package and manufacturing method thereof
US11004833B1 (en) * 2020-02-17 2021-05-11 Xilinx, Inc. Multi-chip stacked devices
US11749629B2 (en) * 2020-12-10 2023-09-05 Advanced Micro Devices, Inc. High-speed die connections using a conductive insert
DE102020007791A1 (en) * 2020-12-18 2022-06-23 Att Advanced Temperature Test Systems Gmbh Modular wafer chuck system
US12057468B2 (en) * 2021-01-07 2024-08-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with inductor windings around a core above an encapsulated die
US12191342B2 (en) * 2021-02-09 2025-01-07 Mediatek Inc. Asymmetric 8-shaped inductor and corresponding switched capacitor array
US12218040B2 (en) * 2021-02-26 2025-02-04 Intel Corporation Nested interposer with through-silicon via bridge die
US12356550B2 (en) 2021-03-10 2025-07-08 Monolithic Power Systems, Inc. Sandwich structure power supply module
US12309929B2 (en) * 2021-03-10 2025-05-20 Monolithic Power Systems, Inc. Sandwich structure power supply module
US12471218B2 (en) 2021-03-10 2025-11-11 Monolithic Power Systems, Inc. Sandwich structure power supply module
US12453061B2 (en) 2022-12-29 2025-10-21 Monolithic Power Systems, Inc. Sandwich structure power module
US20220320042A1 (en) * 2021-03-30 2022-10-06 Advanced Micro Devices, Inc. Die stacking for modular parallel processors
GB2606787B (en) * 2021-05-19 2024-01-10 Cirrus Logic Int Semiconductor Ltd Integrated circuits with embedded layers
US12205889B2 (en) * 2021-08-31 2025-01-21 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of fabricating the same
US12205750B2 (en) 2021-11-30 2025-01-21 Dialog Semiconductor (Uk) Limited 3D MIS-FO hybrid for embedded inductor package structure
CN114284260A (en) * 2021-12-09 2022-04-05 江苏长电科技股份有限公司 Packaging structure and preparation method
US12538819B2 (en) * 2022-07-05 2026-01-27 Taiwan Semiconductor Manufacturing Company Limited Inductor RF isolation structure in an interposer and methods of forming the same
CN115084115A (en) * 2022-07-12 2022-09-20 奇异摩尔(上海)集成电路设计有限公司 Fan-out type system-in-package process and structure of integrated ultrathin large inductor
KR20240012140A (en) * 2022-07-20 2024-01-29 삼성전자주식회사 Semiconductor apparatus having inductor structures
US20240055468A1 (en) * 2022-08-09 2024-02-15 Taiwan Semiconductor Manufactring Co., Ltd. Package with integrated voltage regulator and method forming the same
US12512250B2 (en) * 2022-08-25 2025-12-30 Micron Technology, Inc. Conductive node induction apparatus
TWI829484B (en) * 2022-12-23 2024-01-11 恆勁科技股份有限公司 Package carrier board integrated with magnetic element structure and manufacturing method thereof
WO2025006405A1 (en) * 2023-06-30 2025-01-02 Adeia Semiconductor Bonding Technologies Inc. Embedded chiplets with backside power delivery network
KR20250007722A (en) * 2023-07-06 2025-01-14 삼성전자주식회사 Semiconductor package

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150235952A1 (en) * 2010-06-29 2015-08-20 Qualcomm Incorporated Integrated voltage regulator with embedded passive device(s) for a stacked ic
US20150371764A1 (en) * 2014-06-20 2015-12-24 International Business Machines Corporation Nested helical inductor
US20160090294A1 (en) * 2014-09-25 2016-03-31 Infineon Technologies Ag Package arrangement, a package, and a method of manufacturing a package arrangement
US20190067253A1 (en) * 2017-08-31 2019-02-28 Micron Technology, Inc. Stacked semiconductor dies including inductors and associated methods
US20190088595A1 (en) * 2016-01-29 2019-03-21 Taiwan Semiconductor Manufacturing Company, Ltd. Wireless Charging Package with Chip Integrated in Coil Center

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6480086B1 (en) * 1999-12-20 2002-11-12 Advanced Micro Devices, Inc. Inductor and transformer formed with multi-layer coil turns fabricated on an integrated circuit substrate
US8749054B2 (en) * 2010-06-24 2014-06-10 L. Pierre de Rochemont Semiconductor carrier with vertical power FET module
US6906415B2 (en) 2002-06-27 2005-06-14 Micron Technology, Inc. Semiconductor device assemblies and packages including multiple semiconductor devices and methods
US7122906B2 (en) 2004-01-29 2006-10-17 Micron Technology, Inc. Die-wafer package and method of fabricating same
US7456720B2 (en) 2005-05-17 2008-11-25 Intel Corporation On-die coupled inductor structures for improving quality factor
JP2008053319A (en) 2006-08-22 2008-03-06 Nec Electronics Corp Semiconductor device
JP2010056139A (en) 2008-08-26 2010-03-11 Toshiba Corp Multilayer semiconductor device
US8339802B2 (en) 2008-10-02 2012-12-25 Enpirion, Inc. Module having a stacked magnetic device and semiconductor device and method of forming the same
JP4711026B2 (en) 2008-10-08 2011-06-29 株式会社村田製作所 Compound module
US20100301398A1 (en) * 2009-05-29 2010-12-02 Ion Torrent Systems Incorporated Methods and apparatus for measuring analytes
US20110050334A1 (en) 2009-09-02 2011-03-03 Qualcomm Incorporated Integrated Voltage Regulator with Embedded Passive Device(s)
US20110110061A1 (en) * 2009-11-12 2011-05-12 Leung Andrew Kw Circuit Board with Offset Via
US8621131B2 (en) 2011-08-30 2013-12-31 Advanced Micro Devices, Inc. Uniform multi-chip identification and routing system
US8916481B2 (en) * 2011-11-02 2014-12-23 Stmicroelectronics Pte Ltd. Embedded wafer level package for 3D and package-on-package applications, and method of manufacture
WO2013137044A1 (en) * 2012-03-16 2013-09-19 学校法人福岡大学 Method for manufacturing substrate with built-in inductor, substrate with built-in inductor, and power supply module using same
US20130257525A1 (en) 2012-03-30 2013-10-03 Stephen V. Kosonocky Circuit board with integrated voltage regulator
US8803648B2 (en) * 2012-05-03 2014-08-12 Qualcomm Mems Technologies, Inc. Three-dimensional multilayer solenoid transformer
US9761553B2 (en) 2012-10-19 2017-09-12 Taiwan Semiconductor Manufacturing Company Limited Inductor with conductive trace
US9799592B2 (en) * 2013-11-19 2017-10-24 Amkor Technology, Inc. Semicondutor device with through-silicon via-less deep wells
US9298201B2 (en) 2013-12-18 2016-03-29 International Business Machines Corporation Power delivery to three-dimensional chips
US9384883B2 (en) * 2014-01-14 2016-07-05 Qualcomm Incorporated Nested through glass via transformer
US9209131B2 (en) * 2014-01-21 2015-12-08 Qualcomm Incorporated Toroid inductor in redistribution layers (RDL) of an integrated device
US9496213B2 (en) 2015-02-05 2016-11-15 Qualcomm Incorporated Integrated device package comprising a magnetic core inductor with protective ring embedded in a package substrate
US9443921B2 (en) * 2015-02-10 2016-09-13 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and semiconductor manufacturing process
US9633974B2 (en) * 2015-03-04 2017-04-25 Apple Inc. System in package fan out stacking architecture and process flow
US10074620B2 (en) * 2015-03-25 2018-09-11 Infineon Technologies Americas Corp. Semiconductor package with integrated output inductor using conductive clips
US20170040266A1 (en) * 2015-05-05 2017-02-09 Mediatek Inc. Fan-out package structure including antenna
KR102310655B1 (en) * 2015-06-25 2021-10-08 인텔 코포레이션 Vertical Inductor for WLCSP
US9831148B2 (en) 2016-03-11 2017-11-28 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated fan-out package including voltage regulators and methods forming same
US10475718B2 (en) 2017-05-18 2019-11-12 Advanced Semiconductor Engineering, Inc. Semiconductor device package comprising a dielectric layer with built-in inductor
US11604754B2 (en) 2017-05-25 2023-03-14 Advanced Micro Devices, Inc. Method and apparatus of integrating memory stacks

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150235952A1 (en) * 2010-06-29 2015-08-20 Qualcomm Incorporated Integrated voltage regulator with embedded passive device(s) for a stacked ic
US20150371764A1 (en) * 2014-06-20 2015-12-24 International Business Machines Corporation Nested helical inductor
US20160090294A1 (en) * 2014-09-25 2016-03-31 Infineon Technologies Ag Package arrangement, a package, and a method of manufacturing a package arrangement
US20190088595A1 (en) * 2016-01-29 2019-03-21 Taiwan Semiconductor Manufacturing Company, Ltd. Wireless Charging Package with Chip Integrated in Coil Center
US20190067253A1 (en) * 2017-08-31 2019-02-28 Micron Technology, Inc. Stacked semiconductor dies including inductors and associated methods

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3948946A4 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2022136019A (en) * 2021-03-04 2022-09-15 ズハイ アクセス セミコンダクター シーオー．，エルティーディー Embedded support frame with integrated inductor, substrate and method for manufacturing the same
JP7378525B2 (en) 2021-03-04 2023-11-13 ズハイ アクセス セミコンダクター シーオー．，エルティーディー Embedded support frame with integrated inductor, substrate and manufacturing method thereof

Also Published As

Publication number Publication date
CN113228266A (en) 2021-08-06
JP7638870B2 (en) 2025-03-04
KR102876340B1 (en) 2025-10-24
US20210313269A1 (en) 2021-10-07
US11715691B2 (en) 2023-08-01
JP2022525715A (en) 2022-05-19
US20200312766A1 (en) 2020-10-01
EP3948946A1 (en) 2022-02-09
KR20210133951A (en) 2021-11-08
EP3948946A4 (en) 2023-04-19
US11011466B2 (en) 2021-05-18

Similar Documents

Publication Publication Date Title
US11715691B2 (en) Integrated circuit package with integrated voltage regulator
KR102439960B1 (en) packaging layer inductor
US11901348B2 (en) Semiconductor package and method of manufacturing the semiconductor package
US10923430B2 (en) High density cross link die with polymer routing layer
KR102249680B1 (en) Semiconductor device with shield for electromagnetic interference
TWI501327B (en) Three-dimensional integrated circuit and manufacturing method thereof
US20130009325A1 (en) Semiconductor element-embedded substrate, and method of manufacturing the substrate
US7969020B2 (en) Die stacking apparatus and method
US12249519B2 (en) Molded chip package with anchor structures
US20110147926A1 (en) Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier
TW202029366A (en) Semiconductor device and manufacturing method thereof
EP1354354A2 (en) Microelectronic package having an integrated heat sink and build-up layers
CN107481942A (en) Integrated fan-out structure with rugged cross tie part
US20130015569A1 (en) Semiconductor Device and Method of Forming Substrate With Seated Plane for Mating With Bumped Semiconductor Die
TW202017443A (en) Circuit carrier and its manufacturing method
CN115298819B (en) Package comprising a substrate and a high-density interconnected integrated device coupled to the substrate
US12354926B2 (en) Package and method for manufacturing the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20779384

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2021536383

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2020779384

Country of ref document: EP

Effective date: 20211028

WWG Wipo information: grant in national office

Ref document number: 202117028685

Country of ref document: IN