WO2021115211A1 - 电子设备及协处理芯片 - Google Patents

电子设备及协处理芯片 Download PDF

Info

Publication number
WO2021115211A1
WO2021115211A1 PCT/CN2020/134021 CN2020134021W WO2021115211A1 WO 2021115211 A1 WO2021115211 A1 WO 2021115211A1 CN 2020134021 W CN2020134021 W CN 2020134021W WO 2021115211 A1 WO2021115211 A1 WO 2021115211A1
Authority
WO
WIPO (PCT)
Prior art keywords
processing chip
display
port
display screen
electronic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2020/134021
Other languages
English (en)
French (fr)
Inventor
周峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Oppo Mobile Telecommunications Corp Ltd
Original Assignee
Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Oppo Mobile Telecommunications Corp Ltd filed Critical Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority to EP20899786.6A priority Critical patent/EP4068050A4/en
Publication of WO2021115211A1 publication Critical patent/WO2021115211A1/zh
Priority to US17/738,421 priority patent/US20220269644A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4418—Suspend and resume; Hibernate and awake
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3265—Power saving in display device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3293—Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/30—Authentication, i.e. establishing the identity or authorisation of security principals
    • G06F21/31—User authentication
    • G06F21/32—User authentication using biometric data, e.g. fingerprints, iris scans or voiceprints

Definitions

  • This application relates to the field of electronic technology, in particular to an electronic device and a co-processing chip.
  • the embodiments of the present application provide an electronic device and a co-processing chip, which can reduce the power consumption of the electronic device.
  • an electronic device including:
  • the main processing chip is used to output the first display data
  • the co-processing chip is configured to output second display data, and the operating power consumption of the co-processing chip is less than the operating power consumption of the main processing chip;
  • the co-processing chip includes a switching module that is electrically connected to the display screen, and the switching module is configured to output the first display data to the display screen according to the control of the co-processing chip to enable The display screen works in a first display mode, or the second display data is output to the display screen to make the display screen work in a second display mode;
  • the main processing chip is also used to enter a sleep state when the display screen works in the second display mode.
  • an embodiment of the present application also provides an electronic device, including a display screen and a co-processing chip, and the co-processing chip includes:
  • the switching module includes a first port, a second port, and a third port, the first port is electrically connected to the control unit to receive the second display data, and the second port is used to receive the first display data,
  • the third port can be selectively connected to the first port or the second port, and the third port is also connected to the display screen to output the second display data or the display screen to the display screen.
  • the first display data is electrically connected to the control unit to receive the second display data
  • the second port is used to receive the first display data
  • the third port can be selectively connected to the first port or the second port, and the third port is also connected to the display screen to output the second display data or the display screen to the display screen.
  • an embodiment of the present application also provides a co-processing chip, including:
  • the switching module includes a first port, a second port, and a third port, the first port is electrically connected to the control unit to receive the second display data, and the second port is used to receive the first display data,
  • the third port can be selectively connected to the first port or the second port to externally output the second display data or the first display data.
  • FIG. 1 is a schematic diagram of the first structure of an electronic device provided by an embodiment of this application.
  • FIG. 2 is a schematic diagram when the display screen of the electronic device according to an embodiment of the application is in a bright screen display mode.
  • FIG. 3 is a schematic diagram when the display screen of the electronic device is in the off-screen display mode according to an embodiment of the application.
  • FIG. 4 is a schematic diagram of the first structure of a co-processing chip of an electronic device provided by an embodiment of the application.
  • FIG. 5 is a schematic diagram of a second structure of a co-processing chip of an electronic device provided by an embodiment of the application.
  • FIG. 6 is a schematic diagram of a second structure of an electronic device provided by an embodiment of this application.
  • FIG. 7 is a schematic diagram of the first interaction of the display mode switching of the electronic device according to an embodiment of the application.
  • FIG. 8 is a schematic diagram of the second interaction of the display mode switching of the electronic device according to an embodiment of the application.
  • FIG. 9 is a schematic diagram of interaction when the electronic device according to an embodiment of the application switches the display mode according to a user's operation.
  • the embodiment of the present application provides an electronic device.
  • the electronic device can be a smart phone, a smart watch, a tablet computer, etc., and can also be a game device, AR (Augmented Reality) device, automobile device, data storage device, audio playback device, video playback device, notebook computer, etc. , Desktop computing devices, etc., can also be wearable electronic devices such as electronic helmets, electronic glasses, and electronic clothing.
  • FIG. 1 is a schematic diagram of a first structure of an electronic device 100 according to an embodiment of the application.
  • the electronic device 100 includes a main processing chip 10, a co-processing chip 20, and a display screen 30.
  • the main processing chip 10 is electrically connected to the display screen 30, and the co-processing chip 20 is electrically connected to the main processing chip 10 and the display screen 30.
  • the display screen 30 is used to display text, images, etc. And other information.
  • the electrical connection may be a direct connection to realize the transmission of electric signals, or an indirect connection, for example, an indirect connection through other electronic devices such as switches to realize the transmission of electric signals.
  • the main processing chip 10 may be directly electrically connected to the display screen 30, or may be electrically connected to the display screen 30 through electronic devices such as switches in the co-processing chip 20.
  • the main processing chip 10 may be used as a main control SOC (System on Chip) of the electronic device 100.
  • the main processing chip 10 may be integrated with a processor and a memory, such as a first processor and a first memory.
  • the first processor is, for example, a CPU (Central Processing Unit, central processing unit), and the first processor may perform data processing.
  • the first memory may store data, for example, store a first operating system and application programs. Wherein, the main processing chip 10 can run the first operating system and application programs stored on the first memory.
  • the main processing chip 10 is used to output first display data.
  • the main processing chip 10 may process the image to be displayed to generate first display data and output the first display data.
  • the main processing chip 10 may output the first display data to the display screen 30 to control the display screen 30 to work in the first display mode.
  • the display screen 30 displays all data in the first display mode. Describe the information corresponding to the first display data.
  • the main processing chip 10 can control the display screen 30 to display information such as images and text. It is understandable that the main processing chip 10 may run the first operating system to control the display screen 30 to display the information corresponding to the first display data in the first display mode under the first operating system.
  • the first display mode can be understood as the normal display mode of the display screen 30 or the standard power consumption display mode.
  • the power consumption of the display screen 30 is the standard power consumption, that is, the normal power consumption.
  • the first display mode may include a bright screen display mode or a bright screen working mode.
  • the display screen 30 is lit, and the display screen 30 can display icons and names of multiple applications, as shown in FIG. 2, which is an electronic device provided by an embodiment of the application. Schematic diagram of the display screen 30 in the bright screen display mode.
  • the display screen 30 may also display information such as time, date, weather, temperature and the like.
  • the co-processing chip 20 is a low-power SOC.
  • the operating power consumption of the co-processing chip 20 is less than the operating power consumption of the main processing chip 10.
  • the co-processing chip 20 may also be integrated with a processor and a memory, such as a second processor and a second memory. Wherein, the second processor can perform data processing.
  • the second memory may store data, for example, store a second operating system and application programs. Wherein, the co-processing chip 20 can run the second operating system and application programs stored on the second memory.
  • the co-processing chip 20 is used to output second display data.
  • the co-processing chip 20 may process the image to be displayed to generate second display data, and output the second display data.
  • the co-processing chip 20 can output the second display data to the display screen 30 to control the display screen 30 to work in the second display mode. At this time, the display screen 30 displays all data in the second display mode.
  • the information corresponding to the second display data may also control the display screen 30 to display information such as images and text. It is understandable that the co-processing chip 20 may run the second operating system to control the display screen 30 to display the information corresponding to the second display data in the second display mode under the second operating system.
  • the second display mode can be understood as a low power consumption display mode of the display screen 30.
  • the power consumption of the display screen 30 is relatively low.
  • the power consumption of the display screen 30 is lower than the standard power consumption, that is, lower than the normal power consumption. That is, the power consumption when the display screen 30 is in the second display mode is lower than the power consumption when the display screen 30 is in the first display mode.
  • the second display mode may include an off-screen display mode.
  • the always-on display mode refers to a display mode in which the electronic device 100 displays information on the display screen 30 when the screen is off, as shown in FIG.
  • the electronic device 100 can emit light through pixels with self-luminescence capability in the off-screen display mode. In the off-screen display mode, the electronic device 100 has low power consumption and can achieve display response. Information.
  • the display screen 30 of the electronic device 100 is locked and the screen is off, but the display screen 30 may display part of the information in the off-screen display mode.
  • the display screen 30 may display time, lock Information such as screen identification, shortcut application icon, etc., where the shortcut application icon may include a calculator, a game console, a sticky note, a camera, a flashlight, etc.
  • the shortcut application icon may include a calculator, a game console, a sticky note, a camera, a flashlight, etc.
  • the main processing chip 10 may enter a sleep state to save the power consumption of the main processing chip 10, thereby reducing the power consumption of the electronic device 100.
  • the first display mode is a standard power consumption display mode and the second display mode is a low power consumption display mode
  • the first operating system can be understood as a standard power consumption operating system
  • the second operation The system can be understood as a low-power operating system. Therefore, in the electronic device 100, it can also be understood that the main processing chip 10 is used to control the display screen 30 to display information in the first display mode when the electronic device 100 runs a standard power consumption operating system, and the co-processing chip 20 uses The control display 30 displays information in the second display mode when the electronic device 100 runs the low-power operating system.
  • the co-processing chip 20 when the main processing chip 10 controls the display screen 30 to display information in the first display mode when the electronic device 100 is running a standard power consumption operating system, the co-processing chip 20 is in a sleep state.
  • the co-processing chip 20 controls the display screen 30 to display information in the second display mode when the electronic device 100 is running a low-power operating system, the main processing chip 10 is in a sleep state.
  • the processing capacity of the co-processing chip 20 is less than the processing capacity of the main processing chip 10. That is, the processing capability of the main processing chip 10 is relatively strong, while the processing capability of the co-processing chip 20 is relatively weak.
  • the main processing chip 10 can perform all data processing and control the display screen 30 to display information based on the first operating system.
  • the co-processing chip 20 can only perform part of the data processing and control the display screen 30 to display information based on the second operating system.
  • FIG. 4 is a first structural diagram of the co-processing chip 20 of an electronic device provided by an embodiment of this application
  • FIG. 5 is a second structure of the co-processing chip 20 of an electronic device provided by an embodiment of this application.
  • the co-processing chip 20 includes an image data processing module 21, a control module 22, a communication interface module 23, a register module 24, an audio data detection module 25, a normally open module 26, an audio data processing module 27, a storage module 28, and a communication bus 29 .
  • the image data processing module 21, such as VOP&DSC, is used for image processing, such as layer synthesis and image rendering.
  • the image data processing module 21 supports MIPI-DSI of 4 channels of image data, supports 3 channels of layer synthesis, and supports VESA DSC.
  • GPU Graphics Processing Unit, graphics processing unit
  • the co-processing chip 20 of the present application can directly perform image rendering through the image data processing module 21.
  • the GPU is not required to participate in the rendering of the image, so the power consumption of the GPU can be saved, and the power consumption of the electronic device 100 can be further reduced.
  • the control module 22 is such as a control unit MCU (Micro Control Unit).
  • the control unit MCU is used to control the entire co-processing chip 20 and perform data operations, for example, perform data operations on the co-processing chip 20 when the co-processing chip 20 starts to work. Initialization, and data calculation when the co-processing chip 20 is working.
  • the MCU can be understood as the control core of the co-processing chip 20, or the MCU can also be understood as the second processor integrated in the co-processing chip 20.
  • the MCU processing frequency can reach 300MHz, which can be used for control and logic processing.
  • the communication interface module 23 is used to communicate with the main processing chip 10.
  • the communication interface module 23 may include a SPISLV interface and an I2CSLV interface, and both the SPISLV interface and the I2CSLV interface may be used to communicate with the main processing chip 10.
  • the register module 24 is used to store configuration information of the co-processing chip 20.
  • the configuration information is used for the MCU to read the configuration information when the co-processing chip 20 is initialized, and the MCU to initialize the co-processing chip 20 according to the configuration information.
  • the configuration information may include, for example, PWM, DSI Host slv, SPISLV, I2C mst0...n, UART0...n, ROM, VOP slv, WDT0, Timer, SPI mst, Mailbox0...n and other port or module configuration information.
  • the audio data detection module 25 is used for collecting audio data and judging the volume.
  • the audio data detection module 25 includes Codec ADC and VAD, and Codec ADC and VAD are electrically connected.
  • Codec ADC is used for audio data sampling.
  • VAD is used to judge the volume of the sampled audio data. When the volume does not reach the preset volume, the sampled audio data is considered invalid audio data, and then the sampled audio data is discarded; when the volume is large When the preset volume is reached, the sampled audio data is considered to be valid audio data, and then the collected audio data can be stored.
  • the normally open module 26 is always in a power-on working state, no matter whether the co-processing chip 20 is in a working state or a sleep state, the normally-open module 26 is always in a power-on working state, that is, the normally open module 26 will not be powered off.
  • the normally open module 26 includes an image data transmission path 261, a switching module 262, a clock supply sub-module 263, a control sub-module 264, and a storage sub-module 265.
  • the image data transmission path 261 is, for example, MIPI DPHY TX
  • the switching module 262 is, for example, MIPI Switch.
  • MIPI DPHY TX is electrically connected to MIPI Switch, and MIPI Switch is used to electrically connect to the display screen.
  • the image data generated by VOP&DSC after image processing is sent to MIPI Switch via MIPI DPHY TX, and then sent to the display screen by MIPI Switch for display.
  • MIPI DPHY TX can support a data transmission rate of 2.5Gbps.
  • the MIPI Switch is also electrically connected to the main processing chip 10.
  • the image data generated after the main processing chip 10 performs image processing can also be sent to the MIPI Switch, and then the MIPI Switch is sent to the display screen for display.
  • the MIPI Switch is also electrically connected to the MCU, and the MCU controls the MIPI Switch.
  • the MCU controls the MIPI Switch to switch to connect with the main processing chip 10, so that the first display data generated by the main processing chip 10 can be sent to the display screen through the MIPI Switch for display.
  • the MCU controls the MIPI Switch to switch to MIPI DPHY TX, so that the second display data generated by the VOP&DSC of the co-processing chip 20 can be sent to the display through the MIPI Switch for display.
  • the clock supply sub-module 263 is, for example, a PLL*3. Among them, PLL*3 is used to provide a clock signal for the co-processing chip 20.
  • the control sub-module 264 can also be used to control the co-processing chip 20. It should be noted that the control function of the control sub-module 264 on the co-processing chip 20 is different from the control function of the MCU on the co-processing chip 20. Among them, the control sub-module 264 may include multiple control ports and communication ports, such as PMU, CRU, GRF, GPIO0...n, INTC0...n and other ports. Among them, the PMU port is used for power management, the CRU port is used for clock control, the GRF port is used for register control, and ports such as GPIO0...n and INTC0...n are used for communication.
  • the PMU port is used for power management
  • the CRU port is used for clock control
  • the GRF port is used for register control
  • ports such as GPIO0...n and INTC0...n are used for communication.
  • the storage sub-module 265 is, for example, Memory. Memory can be used to store audio data detected by the audio data detection module 25, and can also be used to store other data, such as second display data generated by VOP&DSC.
  • the audio data processing module 27 is used for audio data processing.
  • the audio data processing module 27 may include DSP and WDT1.
  • the DSP is used to extract keywords from the audio data, and the extracted keywords can be used to control the co-processing chip 20 to realize the voice control of the co-processing chip 20 by the user.
  • the voiceprint recognition can also be performed by the DSP, so that the voice control of the user can be authenticated by the voiceprint recognition of the DSP.
  • the processing frequency of DSP can reach 400MHz, which can process speech algorithms more efficiently.
  • the co-processing chip 20 can process the sampled audio data three times, that is, the VAD is used to determine the volume in the first process, the keyword is extracted by the DSP in the second process, and the DSP is used in the third process. Pattern recognition.
  • WDT1 can be used to communicate or configure the DSP.
  • Memory and DSP are set in the same module, that is, Memory is usually set in the audio processing module, and Memory is only used to store audio data, and cannot be used to store other data.
  • the Memory is separated from the audio data processing module 27, and the Memory is set in the normally open module 26.
  • the Memory can be used not only to store audio data, but also to store other data. It can realize the sharing of Memory and improve the utilization of Memory.
  • the storage module 28 is, for example, Share Memory.
  • Share Memory can be used to store data, such as audio data or image data.
  • Share Memory can be configured with a storage capacity of 1.5MB.
  • the communication bus 29 is, for example, a NOC.
  • VOP&DSC, MCU, SPISLV, I2CSLV, register module 24, VAD, MIPI DPHY TX, Memory, DSP, Share Memory can all be electrically connected to the NOC to achieve communication between each other.
  • FIG. 6 is a schematic diagram of the second structure of the electronic device 100 according to an embodiment of the application.
  • the image data processing module 21 includes a storage unit 211, a data transmission unit 212, and an image processing unit 213.
  • the storage unit 211, the data transmission unit 212, and the image processing unit 213 sequentially Electric connection.
  • the control unit 22 of the co-processing chip 20 such as the control unit MCU, is used to perform data operations to generate display data, and the display data generated by the control unit 22 can also be understood as the second display data.
  • the storage unit 211 is electrically connected to the control unit 22.
  • the storage unit 211 such as the storage unit SRAM, can be used to store the display data generated by the control unit 22, for example, store the display data generated by the control unit 22 as the second display data.
  • the storage unit 211 is also electrically connected to the switching module 262 of the co-processing chip 20, so that the second display data stored in the storage unit 211 can be output to the display screen 30 through the switching module 262, thereby displaying The screen 30 displays information corresponding to the second display data.
  • the data transmission unit 212 is, for example, a VOP, and the data transmission unit 212 is configured to transmit the second display data stored in the storage unit 211 to the image processing unit 213.
  • the image processing unit 213 is, for example, a DSC, and the image processing unit 213 is used to perform image processing, such as adjusting the size of the image corresponding to the second display data, performing layer drawing, performing image rendering, etc., so that The processed image is suitable for display on the display screen 30.
  • the image processing unit DSC of the co-processing chip 20 can directly control the display screen 30 to display the processed image without having to go through an additional GPU for image processing, thus saving GPU power consumption and further reducing electronics The power consumption of the device 100.
  • the image data transmission path 261 includes a display interface configuration unit 2611 and a display interface 2612, and the display interface configuration unit 2611 is electrically connected to the display interface 2612.
  • the display interface configuration unit 2611 is also electrically connected to the image processing unit 213, and the display interface 2612 is also electrically connected to the switching module 262, so as to realize the electrical connection between the storage unit 211 and the switching module 262. connection.
  • the display interface configuration unit 2611 is, for example, DSI, configured to perform configuration according to the display interface standard specified by MIPI Switch, so that the image data transmission path 261 conforms to the display interface standard specified by MIPI Switch.
  • the display interface 2612 is, for example, DPHY, which is realized by the physical layer of the display interface, so as to realize the electrical connection between the image data transmission path 261 and the switching module 262 through a physical medium.
  • the switching module 262 is, for example, MIPI Switch, and the switching module 262 is electrically connected to the display interface 2612 and the display screen 30 of the electronic device 100. Therefore, the switching module 262 can output the second display data stored in the storage unit 211 to the display screen 30, that is, output the second display data output by the co-processing chip 20 to the display screen 30. Wherein, the switching module 262 can also be understood as a switching switch.
  • the switching module 262 includes a first port a1, a second port a2, a third port a3, and a fourth port a4.
  • the first port a1 is electrically connected to the display interface 2612 to realize an electrical connection with the control unit 22, so that the first port a1 can receive the display data generated by the control unit 22, such as receiving the control unit 22.
  • the second port a2 is electrically connected to the main processing chip 10 to receive the first display data output by the main processing chip 10.
  • the third port a3 can be selectively connected to the first port a1 or the second port a2 to externally output the second display data or the first display data, such as to the display screen 30
  • the second display data or the first display data is output, so that the information corresponding to the second display data or the information corresponding to the first display data is displayed on the display screen 30. It is understandable that when the third port a3 is connected to the first port a1, the third port a3 can output the second display data; when the third port a3 is connected to the first port a1, When the second port a2 is used, the third port a3 can output the first display data to the outside.
  • the storage unit 211 is electrically connected to the control unit 22 to store the display data generated by the control unit 22, such as storing the second display data generated by the control unit 22.
  • the first port a1 is electrically connected to the storage unit 211.
  • the first port a1 can be electrically connected to the storage unit 211 through VOP, DSC, DSI, or DPHY, so that the first port a1 can be The second display data stored in the storage unit 211 is received.
  • the main processing chip 10 includes a first processor 11, a display interface configuration unit 12, and a display interface 13, wherein the first processor 11, the display interface configuration unit 12, and the display interface 13 are electrically connected in sequence.
  • the display interface 13 is also electrically connected to the switching module 262 of the co-processing chip 20.
  • the display interface 13 is electrically connected to the second port a2 of the switching module 262 to realize the main processing chip 10 and the switching module 262.
  • the electrical connection of the switching module 262 is described. Therefore, the main processing chip 10 can output the generated display data, such as first display data, to the switching module 262, and output the first display data to the display screen 30 through the switching module 262. .
  • the first processor 11 is, for example, a CPU, and the first processor 11 is used to perform data operations to generate display data.
  • the display interface configuration unit 12 is, for example, DSI, which is similar to the display interface configuration unit 2611 of the co-processing chip 20.
  • the display interface configuration unit 12 is also used to configure according to the display interface standard specified by MIPI Switch, so that the main processing chip The image data transmission of 10 complies with the display interface standard specified by MIPI Switch.
  • the display interface 13 is, for example, DPHY, which is similar to the display interface 2612 of the co-processing chip 20.
  • the display interface 13 is also implemented by the physical layer of the display interface, so as to realize the main processing chip 10 and the switching module through a physical medium. 262 electrical connection.
  • the main processing chip 10 may also include a communication interface unit 14.
  • the communication interface unit 14 is, for example, an SPI.
  • the communication interface unit 14 is electrically connected to the storage unit 211 of the co-processing chip 20, so that the main processing chip 10 and the storage unit 211 of the co-processing chip 20 can be electrically connected. Therefore, the display data generated by the main processing chip 10 may also be sent to the storage unit 211 through the communication interface unit 14 for storage.
  • the output of the main processing chip 10 is The display data is the first display data; when the display data generated by the main processing chip 10 is sent to the storage unit 211 through the communication interface unit 14 for storage, and is transmitted to the switching module 262 through the storage unit 211 When finally outputting to the display screen 30 through the switching module 262, the display data generated by the main processing chip 10 stored in the storage unit 211 at this time is the second display data. That is, the storage unit 211 is used to store the display data sent by the main processing chip 10 as second display data, and the co-processing chip 20 outputs the second display data to the display through the switching module 262. ⁇ 30.
  • the switching module 262 of the co-processing chip 20 is configured to output the first display data output by the main processing chip 10 to the display screen 30 according to the control of the co-processing chip 20, so that the main processing The chip 10 controls the display screen 30 to display information in the first display mode, or outputs the second display data output by the co-processing chip 20 to the display screen 30, so that the co-processing chip 20 controls the display The screen 30 displays information in the second display mode.
  • the switching module 262 when the switching module 262 outputs the second display data output by the co-processing chip 20 to the display screen 30, that is, when the co-processing chip 20 controls the display screen 30 in the second display mode When displaying information, the main processing chip 10 may enter a sleep state to save the power consumption of the main processing chip 10, thereby reducing the power consumption of the electronic device 100.
  • the switching module 262 when the switching module 262 outputs the first display data output by the main processing chip 10 to the display screen 30, that is, when the main processing chip 10 controls the display screen 30 to display the first display data
  • the co-processing chip 20 may enter a sleep state to save the power consumption of the co-processing chip 20, thereby reducing the power consumption of the electronic device 100.
  • the switching module 262 can also be in a working state, and can still output display data.
  • the co-processing chip 20 can be used to: when the display screen 30 is in the first display mode, control the switching module 262 to output the first display data output by the main processing chip 10 to the Display screen 30; and when the display screen 30 is in the second display mode, control the switching module 262 to output the second display data output by the co-processing chip 20 to the display screen 30.
  • the control unit 22 is also electrically connected to the switching module 262, so that the control unit 22 can control the switching of the switching module 262 to achieve
  • the co-processing chip 20 controls the switching module 262.
  • the control unit 22 controls the switch module 262 to switch on the main processing chip 10 or switch on the storage unit 211 of the co-processing chip 20, so that the switch module 262 outputs the main processing chip 10
  • the first display data of is output to the display screen 30 or the second display data of the co-processing chip 20 is output to the display screen 30.
  • the switching module 262 When the control unit 22 controls the switching module 262 to switch on the main processing chip 10, the switching module 262 outputs the first display data output by the main processing chip 10 to the display screen 30. At this time The main processing chip 10 controls the display screen 30 to display information in a first display mode.
  • the control unit 22 controls the switching module 262 to switch on the storage unit 211 of the co-processing chip 20, the switching module 262 outputs the second display data output by the co-processing chip 20 to the display screen 30. At this time, the co-processing chip 20 controls the display screen 30 to display information in the second display mode.
  • the fourth port a4 of the switching module 262 is electrically connected to the control unit 22 to receive the control instruction sent by the control unit 22, so as to implement the switching module 262 according to the control instruction sent by the control unit 22 To switch.
  • the switching module 262 can output the first display data output by the main processing chip 10 to the display screen 30 or output the second display data output by the co-processing chip 20 to the display screen 30, thereby
  • the main processing chip 10 controls the display of the display screen 30 or the co-processing chip 20 controls the display of the display screen 30, and the main processing chip 10 enters the dormant state when the switching module 262 outputs the second display data to the display screen 30, that is, the main processing
  • the chip 10 enters the dormant state when the co-processing chip 20 controls the display screen 30 to display. Therefore, the main processing chip 10 can sleep intermittently and does not need to be in a working state all the time.
  • the lower power consumption co-processing chip 10 can control the display of the display screen 30. Therefore, the continuous display of the display screen 30 can be ensured to meet the needs of users, and the electronic device 100 can be effectively reduced. Power consumption extends the battery life of the electronic device 100.
  • FIG. 7 is a schematic diagram of the first interaction of the display mode switching of the electronic device 100 according to an embodiment of the application
  • FIG. 8 is the second interaction diagram of the display mode switching of the electronic device 100 according to an embodiment of the application.
  • Kind of interactive diagram is a schematic diagram of the first interaction of the display mode switching of the electronic device 100 according to an embodiment of the application.
  • the main processing chip 10 controls the display screen 30 to be in the first display mode
  • the main processing chip 10 detects a trigger event of the second display mode
  • the main processing chip 10 sends the first control instruction to the co-processing chip 20.
  • the co-processing chip 20 controls the switching module 262 to switch according to the first control instruction, and outputs the second display data output by the co-processing chip 20 to the display screen 30 to switch the display screen 30 to the second Display mode.
  • main processing chip 10 when the main processing chip 10 sends the first control instruction to the co-processing chip 20, it may first send a wake-up signal to the co-processing chip 20, and the co-processing chip 20 wakes up according to the wake-up signal and then responds to the first control instruction. .
  • the trigger event of the second display mode may be an event triggered by a user operation.
  • the first display mode is the bright-screen display mode
  • the main processing chip 10 can detect the trigger event of the off-screen display mode, that is, the trigger event of the second display mode.
  • the trigger event of the second display mode may also be an event triggered by the electronic device 100 itself.
  • the first display mode is the bright screen display mode
  • the electronic device 100 may automatically enter the screen off state.
  • the main processing chip 10 may also detect the trigger event of the off-screen display mode, that is, the trigger event of the second display mode.
  • the preset time period may be 30 seconds.
  • the co-processing chip 20 controls the display screen 30 to be in the second display mode
  • the main processing chip 10 detects a trigger event of the first display mode
  • the main processing chip 10 sends a second control instruction to the co-processing chip 20.
  • the co-processing chip 20 controls the switching module 262 to switch according to the second control instruction, and outputs the first display data output by the main processing chip 10 to the display screen 30, so as to switch the display screen 30 to the first Display mode.
  • the trigger event of the first display mode may also be an event triggered by a user operation.
  • the second display mode is the off-screen display mode
  • the user performs a bright-screen operation, for example, the user presses the power button of the electronic device 100, or the fingerprint module of the electronic device 100 receives the user's fingerprint unlocking operation and the electronic
  • the electronic device 100 enters a bright screen state.
  • the main processing chip 10 can detect the trigger event of the bright screen display mode, that is, the trigger event of the first display mode.
  • the trigger event of the first display mode may also be an event triggered by the electronic device 100 itself.
  • the second display mode is the off-screen display mode
  • the electronic device 100 receives an incoming call or receives a short message
  • the electronic device 100 automatically enters the on-screen state.
  • the main processing chip 10 may also detect the trigger event of the bright screen display mode, that is, the trigger event of the first display mode.
  • the main processing chip 10 controls the display screen 30 to be in the on-screen display mode, the main processing chip 10 is in a working state, so the main processing chip 10 can monitor the off-screen display mode trigger event of the electronic device 100.
  • the co-processing chip 20 controls the display screen 30 to be in the off-screen display mode, although the main processing chip 10 enters the dormant state, it is understandable that the main processing chip 10 can still reside in the monitoring process in the system to monitor the user’s The operation of 100, or the monitoring of events occurring on the electronic device 100, at this time, the main processing chip 10 can monitor the triggering event of the bright screen display mode of the electronic device 100.
  • the control unit 22 of the co-processing chip 20 can execute the first control instruction and the second control instruction. deal with. For example, after the main processing chip 10 sends the first control instruction to the co-processing chip 20, the control unit 22 receives the first control instruction, and then the control unit 22 may send the first control instruction to the switching module 262 The fourth port a4. Subsequently, the switching module 262 may control the third port a3 to connect to the first port a1 according to the first control instruction, so that the second display data output by the co-processing chip 20 is output to the display screen 30, thereby controlling the display The screen 30 switches to the second display mode.
  • the control unit 22 After the main processing chip 10 sends the second control instruction to the co-processing chip 20, the control unit 22 receives the second control instruction, and then the control unit 22 may send the second control instruction to the second control instruction of the switching module 262. Four port a4. Subsequently, the switching module 262 may control the third port a3 to connect to the second port a2 according to the second control instruction, so that the first display data output by the main processing chip 10 is output to the display screen 30, thereby controlling the display The screen 30 switches to the first display mode.
  • the co-processing chip 20 needs to immediately output a frame of image and output it to the display screen 30 for display.
  • the co-processing chip 20 may output an off-screen display frame, and the off-screen display frame may be output to the display screen 30 through the switching module 262 for display.
  • the main processing chip 10 needs to immediately output a frame of image and output it to the display screen 30 for display.
  • the main processing chip 10 may output a bright screen display frame, and the bright screen display frame may be output to the display screen 30 through the switching module 262 for display.
  • the main processing chip 10 detects the trigger event of the second display mode and sends a first control instruction to the co-processing chip 20, and the co-processing chip 20 controls the switching module 262 to perform switching according to the first control instruction. That is, after the control display screen 30 is switched from the first display mode to the second display mode, the co-processing chip 20 can send a response signal to the main processing chip 10. The response signal is used to indicate that the co-processing chip 20 has controlled the electronic device 100 to complete the switching of the display mode. Subsequently, the main processing chip 10 can enter the sleep state after receiving the response signal.
  • the main processing chip 10 detects the trigger event of the first display mode and sends a second control instruction to the co-processing chip 20, and the co-processing chip 20 controls the switching module 262 to perform switching according to the first control instruction.
  • the co-processing chip 20 may send a notification signal to the main processing chip 10.
  • the notification signal is used to indicate that the co-processing chip 20 has controlled the switching module 262 to complete the switching. Subsequently, after the main processing chip 10 receives the notification signal, it can output the first display data including the bright screen display frame, and output the bright screen display frame to the display screen 30 for display through the switching module 262.
  • the main processing chip 10 may include a display driving circuit and a co-processing chip driving circuit.
  • the display driving circuit may be used to drive the display screen 30 to display information
  • the co-processing chip driving circuit may be used to drive the co-processing chip 20
  • the display driving circuit may also be used in conjunction with the co-processing chip driving circuit To interact.
  • the co-processing chip 20 includes a communication mailbox, and the communication mailbox may be, for example, a Mailbox.
  • the main processing chip 10 can communicate with the communication mailbox of the co-processing chip 20 through the co-processing chip drive circuit to realize the information interaction between the main processing chip 10 and the co-processing chip 20, so as to realize the co-processing of the main processing chip 10 Control of chip 20.
  • the first control instruction can be sent to the communication mailbox through the co-processing chip drive circuit.
  • the main processing chip 10 may notify the co-processing chip driving circuit through the display driving circuit, and then the co-processing chip driving circuit sends the first control to the communication mailbox of the co-processing chip 20.
  • the first control instruction may be, for example, a communication mailbox command.
  • the co-processing chip 20 receives the communication mailbox command, it can control the switching module 262 to switch, so as to switch the display screen 30 from the on-screen display mode to the off-screen display mode.
  • the second control instruction can be sent to the communication mailbox through the co-processing chip drive circuit.
  • the main processing chip 10 may notify the co-processing chip driving circuit through the display driving circuit, and then the co-processing chip driving circuit sends the second control to the communication mailbox of the co-processing chip 20.
  • the second control command may also be a communication mailbox command, for example.
  • the co-processing chip 20 receives the communication mailbox command, it can control the switching module 262 to switch, so as to switch the display screen 30 from the off-screen display mode to the on-screen display mode.
  • the following further describes the electronic device 100 provided by the embodiment of the present application from the perspective of the main processing chip 10 of the electronic device 100 responding to user operations.
  • FIG. 9 is a schematic diagram of interaction when the electronic device 100 switches the display mode according to a user operation according to an embodiment of the application.
  • the main processing chip 10 controls the display screen 30 to display information in the first display mode
  • the co-processing chip 20 is used to control in response to the user's first operation event.
  • the display screen 30 is switched from the first display mode to the second display mode.
  • the main processing chip 10 controls the display screen 30 to display information in the first display mode
  • the main processing chip 10 when a user operates the electronic device 100 to generate a first operation event, the main processing chip 10 generates a first operation event according to the first operation event. Control instruction, and send the first control instruction to the co-processing chip 20.
  • the co-processing chip 20 receives the first control instruction, it can control the display screen 30 to switch from the first display mode to the second display mode to display information, so that the co-processing chip 20 can monitor the first operation event of the user. response.
  • the first display mode includes a bright screen display mode
  • the first operation event is used to trigger the electronic device 100 to turn off the screen.
  • the main processing chip 10 can be triggered to enter the sleep state.
  • the co-processing chip 20 controls the display screen 30 to switch from the first display mode to the second display mode
  • the co-processing chip 20 can send a response signal to the main processing chip 10, and the main processing chip 10 can go to sleep after receiving the response signal. status.
  • the co-processing chip 20 controls the display screen 30 to display information in the second display mode
  • the co-processing chip 20 is used to control the display screen in response to the user's second operation event 30 Switch from the second display mode to the first display mode.
  • the co-processing chip 20 controls the display screen 30 to display information in the second display mode
  • the main processing chip 10 when a user operates the electronic device 100 to generate a second operation event, the main processing chip 10 generates a second operation event according to the second operation event. Control instruction, and send the second control instruction to the co-processing chip 20. Subsequently, after the co-processing chip 20 receives the second control instruction, it can control the display screen 30 to switch from the second display mode to the first display mode to display information, so that the co-processing chip 20 can monitor the second operation event of the user. response.
  • the second display mode includes a screen off display mode, and the second operation event is used to trigger the electronic device 100 to turn on the screen.
  • the co-processing chip 20 controls the display screen 30 to switch from the second display mode to the first display mode, it can send a notification signal to the main processing chip 10. After receiving the notification signal, the main processing chip 10 can control the display screen 30 to display information in the first display mode. In addition, after the co-processing chip 20 controls the display screen 30 to switch from the second display mode to the first display mode, the co-processing chip 20 can enter a sleep state to save the power consumption of the co-processing chip 20.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

一种电子设备及协处理芯片，电子设备包括：显示屏；主处理芯片，用于输出第一显示数据；协处理芯片，用于输出第二显示数据；协处理芯片包括切换模块，用于将第一显示数据输出至显示屏或者将第二显示数据输出至显示屏；主处理芯片还用于在切换模块将第二显示数据输出至显示屏时进入休眠状态。

Description

电子设备及协处理芯片
本申请要求于2019年12月09日提交中国专利局、申请号为201911253897.8、发明名称为“电子设备”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本申请涉及电子技术领域，特别涉及一种电子设备及协处理芯片。
背景技术
随着电子技术的发展，各式各样的电子设备已成为用户生活工作中不可或缺的工具，电子设备能够支持的功能也越来越多。例如，用户可以通过电子设备实现通话功能、网购功能、导航功能、游戏功能等。
发明内容
本申请实施例提供一种电子设备及协处理芯片，可以降低电子设备的功耗。
第一方面，本申请实施例提供一种电子设备，包括：
显示屏；
主处理芯片，用于输出第一显示数据；
协处理芯片，用于输出第二显示数据，所述协处理芯片的运行功耗小于所述主处理芯片的运行功耗；其中
所述协处理芯片包括切换模块，所述切换模块与所述显示屏电连接，所述切换模块用于根据所述协处理芯片的控制将所述第一显示数据输出至所述显示屏以使所述显示屏工作于第一显示模式，或者将所述第二显示数据输出至所述显示屏以使所述显示屏工作于第二显示模式；
所述主处理芯片还用于在所述显示屏工作于所述第二显示模式时进入休眠状态。
第二方面，本申请实施例还提供一种电子设备，包括显示屏和协处理芯片，所述协处理芯片包括：
控制单元，用于产生第二显示数据；
切换模块，包括第一端口、第二端口、第三端口，所述第一端口与所述控制单元电连接以接收所述第二显示数据，所述第二端口用于接收第一显示数据，所述第三端口可选择性接通所述第一端口或所述第二端口，所述第三端口还接通所述显示屏，以向所述显示屏输出所述第二显示数据或所述第一显示数据。
第三方面，本申请实施例还提供一种协处理芯片，包括：
控制单元，用于产生第二显示数据；
切换模块，包括第一端口、第二端口、第三端口，所述第一端口与所述控制单元电连接以接收所述第二显示数据，所述第二端口用于接收第一显示数据，所述第三端口可选择性接通所述第一端口或所述第二端口，以向外输出所述第二显示数据或所述第一显示数据。
附图说明
为了更清楚地说明本申请实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍。显而易见地，下面描述中的附图仅仅是本申请的一些实施例，对于本领域技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本申请实施例提供的电子设备的第一种结构示意图。
图2为本申请实施例提供的电子设备的显示屏处于亮屏显示模式时的示意图。
图3为本申请实施例提供的电子设备的显示屏处于熄屏显示模式时的示意图。
图4为本申请实施例提供的电子设备的协处理芯片的第一种结构示意图。
图5为本申请实施例提供的电子设备的协处理芯片的第二种结构示意图。
图6为本申请实施例提供的电子设备的第二种结构示意图。
图7为本申请实施例提供的电子设备的显示模式切换的第一种交互示意图。
图8为本申请实施例提供的电子设备的显示模式切换的第二种交互示意图。
图9为本申请实施例提供的电子设备根据用户的操作切换显示模式时的交互示意图。
具体实施方式
下面将结合本申请实施例中的附图，对本申请实施例中的技术方案进行清楚、完整地描述。显然，所描述的实施例仅仅是本申请一部分实施例，而不是全部的实施例。基于本申请中的实施例，本领域技术人员在没有作出创造性劳动前提下所获得的所有其他实施例，都属于本申请保护的范围。
本申请实施例提供一种电子设备。所述电子设备可以是智能手机、智能手表、平板电脑等设备，还可以是游戏设备、AR(Augmented Reality，增强现实)设备、汽车装置、数据存储装置、音频播放装置、视频播放装置、笔记本电脑、桌面计算设备等，还可以是诸如电子头盔、电子眼镜、电子衣物等可穿戴式电子设备。
参考图1，图1为本申请实施例提供的电子设备100的第一种结构示意图。
其中，电子设备100包括主处理芯片10、协处理芯片20、显示屏30。所述主处理芯片10与所述显示屏30电连接，所述协处理芯片20与所述主处理芯片10、所述显示屏30均电连接，所述显示屏30用于显示诸如文本、图像等信息。可以理解的，电连接可以是直接连接以实现电信号的传递，也可以是间接连接，例如通过开关等其它电子器件间接连接以实现电信号的传递。例如，所述主处理芯片10可以直接与所述显示屏30电连接，也可以通过诸如协处理芯片20中的开关等电子器件实现与显示屏30的电连接。
所述主处理芯片10可以作为电子设备100的主控SOC(System on Chip，系统级芯片)。所述主处理芯片10上可以集成有处理器和存储器，诸如第一处理器和第一存储器。所述第一处理器诸如为CPU(Central Processing Unit，中央处理器)，所述第一处理器可以进行数据处理。所述第一存储器可以存储数据，例如存储第一操作系统和应用程序。其中，所述主处理芯片10可运行所述第一操作系统及所述第一存储器上存储的应用程序。
其中，所述主处理芯片10用于输出第一显示数据。例如，所述主处理芯片10可以对待显示的图像进行处理，以生成第一显示数据，并输出所述第一显示数据。所述主处理芯片10可以将所述第一显示数据输出至所述显示屏30，以控制所述显示屏30工作于第一显示模式，此时所述显示屏30以第一显示模式显示所述第一显示数据对应的信息。例如，所述主处理芯片10可以控制所述显示屏30显示图像、文本等信息。可以理解的，所述主处理芯片10可以运行所述第一操作系统，以控制所述显示屏30在所述第一操作系统下以第一显示模式显示所述第一显示数据对应的信息。
其中，所述第一显示模式可以理解为显示屏30的正常显示模式，或者标准功耗显示模式。显示屏30处于所述第一显示模式时，显示屏30的功耗为标准功耗，也即正常功耗。其中，所述第一显示模式可以包括亮屏显示模式，或者亮屏工作模式。在所述亮屏显示模式下，所述显示屏30点亮，所述显示屏30上可以显示多个应用的图标和名称，如图2所示，图2为本申请实施例提供的电子设备的显示屏30处于亮屏显示模式时的示意图。当用户点击应用图标时，电子设备100即可启动对应的应用。此外，可以理解的，所述显示屏30上还可以显示诸如时间、日期、天气、温度等信息。
所述协处理芯片20为一个低功耗的SOC。所述协处理芯片20的运行功耗小于所述主处理芯片10的运行功耗。所述协处理芯片20上也可以集成有处理器和存储器，诸如第二处理器和第二存储器。其中，所述第二处理器可以进行数据处理。所述第二存储器可以存储数据，例如存储第二操作系统和应用程序。其中，所述协处理芯片20可运行所述第二操作系统及所述第二存储器上存储的应用程序。
其中，所述协处理芯片20用于输出第二显示数据。例如，所述协处理芯片20可以对待显示的图像进行处理，以生成第二显示数据，并输出所述第二显示数据。所述协处理芯片20可以将所述第二显示数据输出至所述显示屏30，以控制所述显示屏30工作于第二显示模式，此时所述显示屏30以第二显示模式显示所述第二显示数据对应的信息。例如，所述协处理芯片20也可以控制所述显示屏30显示图像、文本等信息。可以理解的，所述协处理芯片20可以运行所述第二操作系统，以控制所述显示屏30在所述第二操作系统下以第二显示模式显示所述第二显示数据对应的信息。
其中，所述第二显示模式可以理解为显示屏30的低功耗显示模式。显示屏30处于所述第二显示模式时，显示屏30的功耗较低，此时显示屏30的功耗低于标准功耗，也即低于正常功耗。也即，显示屏30处于所述第二显示模式时的功耗低于所述显示屏30处于所述第一显示模式时的功耗。其中，所述第二显示模式可以包括熄屏显示模式。熄屏显示模式(Always On Display，AOD)是指电子设备100在熄屏状态下由显示屏30显示信息的一种显示模式，如图3所示，图3为本申请实施例提供的电子设备的显示屏30处于熄屏显示模式时的示意图。在一种可能的实施方式中，电子设备100能够在熄屏显示模式下通过具备自发光能力的像素点进行发光，在熄屏显示模式下，电子设备100的功耗较低且能够实现显示相应的信息。
需要说明的是，在所述第二显示模式下，电子设备100的部分功能锁定，其他部分功能仍可使用。例如，在所述熄屏显示模式下，电子设备100的显示屏30锁定并熄屏，但是所述显示屏30可以以熄屏显示的方式显示部分信息，例如显示屏30上可以显示时间、锁屏标识、快捷应用图标等信息，其中快捷应用图标可以包括计算器、游戏机、便签、照相机、手电筒等。当用户点击快捷应用图标时，电子设备100即可启动对应的快捷应用。
可以理解的，在所述协处理芯片20将所述第二显示数据输出至所述显示屏30，以控制所述显示屏30以第二显示模式显示所述第二显示数据对应的信息时，所述主处理芯片10可以进入休眠状态，以节省所述主处理芯片10的功耗，从而降低电子设备100的功耗。
其中，由于所述第一显示模式为标准功耗显示模式，所述第二显示模式为低功耗显示模式，因此所述第一操作系统可以理解为标准功耗操作系统，所述第二操作系统可以理解为低功耗操作系统。因此，在电子设备100中，也可以理解为所述主处理芯片10用于控制显示屏30在电子设备100运行标准功耗操作系统时以第一显示模式显示信息，所述协处理芯片20用于控制显示屏30在电子设备100运行低功耗操作系统时以第二显示模式显示信息。其中，所述主处理芯片10控制显示屏30在电子设备100运行标准功耗操作系统时以第一显示模式显示信息时，所述协处理芯片20处于休眠状态。所述协处理芯片20控制显示屏30在电子设备100运行低功耗操作系统时以第二显示模式显示信息时，所述主处理芯片10处于休眠状态。
此外，可以理解的，由于所述协处理芯片20的运行功耗小于所述主处理芯片10的运行功耗，因此所述协处理芯片20的处理能力小于所述主处理芯片10的处理能力。也即，所述主处理芯片10的处理能力较强，而所述协处理芯片20的处理能力较弱。在显示屏30处于所述第一显示模式时，所述主处理芯片10可以基于所述第一操作系统进行所有的数据处理以及控制显示屏30显示信息。在显示屏30处于所述第二显示模式时，所述协处理芯片20只能基于所述第二操作系统进行部分数据处理以及控制显示屏30显示信息。
在本申请的描述中，需要理解的是，诸如“第一”、“第二”等术语仅用于区分类似的对象，而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。
同时参考图4和图5，图4为本申请实施例提供的电子设备的协处理芯片20的第一种结构示意图，图5为本申请实施例提供的电子设备的协处理芯片20的第二种结构示意图。
其中，协处理芯片20包括图像数据处理模块21、控制模块22、通信接口模块23、寄存器模块24、音频数据检测模块25、常开模块26、音频数据处理模块27、存储模块28以及通信总线29。
图像数据处理模块21诸如VOP&DSC，用于进行图像处理，例如进行图层的合成和图像的渲染。其中，图像数据处理模块21支持4路图像数据的MIPI-DSI，支持3路图层合成，支持VESA DSC。需要说明的是，通常的电子设备中，需要通过GPU(Graphics Processing Unit，图形处理器)进行图像渲染，而本申请的协处理芯片20可以通过图像数据处理模块21直接进行图像渲染，在协处理芯片20工作时无需GPU参与图像的渲染，因此可以节省GPU的功耗，进一步降低电子设备100的功耗。
控制模块22诸如控制单元MCU(Micro Control Unit，微控制单元)，控制单元MCU用于对整个协处理芯片20进行控制以及进行数据运算，例如在协处理芯片20开始工作时对协处理芯片20进行初始化，以及在协处理芯片20工作时进行数据运算等。其中，MCU可以理解为协处理芯片20的控制核，或者MCU也可以理解为协处理芯片20中集成的第二处理器。MCU的处理频率可以达到300MHz，可以用于控制与逻辑处理。
通信接口模块23用于与主处理芯片10进行通信。其中，通信接口模块23可以包括SPISLV接口和I2CSLV接口，SPISLV接口和I2CSLV接口都可以用于与主处理芯片10进行通信。
寄存器模块24用于存储协处理芯片20的配置信息。所述配置信息用于在协处理芯片20进行初始化时，由MCU读取这些配置信息，并由MCU根据这些配置信息对协处理芯片20进行初始化。其中，所述配置信息例如可以包括PWM、DSI Host slv、SPISLV、I2C mst0…n、UART0…n、ROM、VOP slv、WDT0、Timer、SPI mst、Mailbox0…n等端口或模块的配置信息。
音频数据检测模块25用于进行音频数据的采集和音量大小的判断。其中，音频数据检测模块25包括Codec ADC和VAD，Codec ADC与VAD电连接。Codec ADC用于进行音频数据采样。VAD用于对采样后的音频数据进行音量大小的判断，当音量大小未达到预设音量大小时，则认为采样后的音频数据是无效的音频数据，随后丢弃采样后的音频数据；当音量大小达到预设音量大小时，则认为采样后的音频数据为有效的音频数据，随后可以存储采集到的音频数据。
常开模块26始终处于上电工作状态，无论协处理芯片20处于工作状态或者休眠状态，常开模块26一直处于上电工作状态，也即常开模块26不会断电。其中，常开模块26包括图像数据传输通路261、切换模块262、时钟供给子模块263、控制子模块264以及存储子模块265。
其中，图像数据传输通路261诸如为MIPI DPHY TX，切换模块262诸如为MIPI Switch。MIPI DPHY TX与MIPI Switch电连接，MIPI Switch用于与显示屏电连接。VOP&DSC进行图像处理后产生的图像数据经由MIPI DPHY TX发送到MIPI Switch，再由MIPI Switch发送到显示屏进行显示。其中，MIPI DPHY TX可以支持2.5Gbps的数据传输速率。
需要说明的是，MIPI Switch还与主处理芯片10电连接。主处理芯片10进行图像处理后产生的图像数据也可以发送到MIPI Switch，再由MIPI Switch发送到显示屏进行显示。
其中，MIPI Switch还与MCU电连接，由MCU对MIPI Switch进行控制。当需要由主处理芯片10控制显示屏显示时，MCU控制MIPI Switch切换为与主处理芯片10接通，从而主处理芯片10产生的第一显示数据可以通过MIPI Switch发送到显示屏进行显示。当需要由协处理芯片20控制显示屏显示时，MCU控制MIPI Switch切换为与MIPI DPHY TX接通，从而协处理芯片20的VOP&DSC产生的第二显示数据可以通过MIPI Switch发送到显示屏进行显示。
时钟供给子模块263诸如为PLL*3。其中，PLL*3用于为协处理芯片20提供时钟信号。
控制子模块264也可以用于对协处理芯片20进行控制。需要说明的是，控制子模块264对协处理芯片20的控制功能与MCU对协处理芯片20的控制功能不同。其中，控制子模块264可以包括多个控制端口和通信端口，例如PMU、CRU、GRF、GPIO0…n、INTC0…n等多 个端口。其中，PMU端口用于进行电源管理，CRU端口用于进行时钟控制，GRF端口用于进行寄存器控制，GPIO0…n、INTC0…n等端口用于进行通信。
存储子模块265诸如为Memory。Memory可以用于存储音频数据检测模块25检测到的音频数据，也可以用于存储其它数据，例如VOP&DSC产生的第二显示数据。
音频数据处理模块27用于进行音频数据处理。其中，音频数据处理模块27可以包括DSP和WDT1。DSP用于对音频数据进行关键字提取，提取出的关键字可以用于对协处理芯片20进行控制，以实现用户对协处理芯片20的语音控制。此外，在一种可能的实施方式中，还可以通过DSP进行声纹识别，从而通过DSP的声纹识别对用户的语音控制进行鉴权。其中，DSP的处理频率可以达到400MHz，可以更加高效地处理语音算法。由此，协处理芯片20即可对采样后的音频数据进行三次处理，也即第一次处理由VAD进行音量判断，第二次处理由DSP进行关键字提取，第三次处理由DSP进行声纹识别。此外，WDT1可以用于进行通信或者对DSP进行配置。
需要说明的是，通常的电子设备中，Memory与DSP设置在同一个模块中，也即Memory通常设置在音频处理模块中，Memory只用于存储音频数据，而不能用于存储其它的数据。而本申请的协处理芯片20中，将Memory从音频数据处理模块27中独立出来，将Memory设置在常开模块26中，Memory不仅可以用于存储音频数据，还可以用于存储其它数据，从而可以实现Memory的共享，提高Memory的利用率。
存储模块28诸如为Share Memory。Share Memory可以用于存储数据，例如存储音频数据或者图像数据。其中，Share Memory可以配置为1.5MB的存储容量。
通信总线29诸如为NOC。其中，VOP&DSC、MCU、SPISLV、I2CSLV、寄存器模块24、VAD、MIPI DPHY TX、Memory、DSP、Share Memory都可以与NOC电连接，以实现彼此之间的通信。
同时参考图6，图6为本申请实施例提供的电子设备100的第二种结构示意图。
所述协处理芯片20中，所述图像数据处理模块21包括存储单元211、数据传输单元212、图像处理单元213，所述存储单元211、所述数据传输单元212、所述图像处理单元213依次电连接。其中，所述协处理芯片20的控制单元22，诸如控制单元MCU，用于进行数据运算，以产生显示数据，所述控制单元22产生的显示数据也可以理解为所述第二显示数据。所述存储单元211与所述控制单元22电连接。其中，所述存储单元211，诸如存储单元SRAM，可以用于存储所述控制单元22产生的显示数据，例如将所述控制单元22产生的显示数据存储为所述第二显示数据。此外，所述存储单元211还与所述协处理芯片20的切换模块262电连接，从而所述存储单元211存储的第二显示数据可以通过所述切换模块262输出至显示屏30，从而通过显示屏30显示所述第二显示数据对应的信息。所述数据传输单元212诸如为VOP，所述数据传输单元212用于将所述存储单元211存储的第二显示数据传输到所述图像处理单元213。所述图像处理单元213诸如为DSC，所述图像处理单元213用于进行图像处理，例如对所述第二显示数据对应的图像的尺寸进行调整、进行图层绘制、进行图像渲染等，以使得处理后的图像适于在显示屏30上进行显示。可以理解的，协处理芯片20的图像处理单元DSC进行图像处理后，可以直接控制显示屏30显示处理后的图像，无需经过额外的GPU进行图像处理，因此可以节省GPU的功耗，进一步降低电子设备100的功耗。
所述图像数据传输通路261包括显示接口配置单元2611以及显示接口2612，所述显示接口配置单元2611与所述显示接口2612电连接。其中，所述显示接口配置单元2611还与所述图像处理单元213电连接，所述显示接口2612还与所述切换模块262电连接，从而实现所述存储单元211与所述切换模块262的电连接。所述显示接口配置单元2611诸如为DSI，用于根据MIPI Switch规定的显示接口标准进行配置，以使得所述图像数据传输通路261符合MIPI Switch规定的显示接口标准。所述显示接口2612诸如为DPHY，为显示接口的物理层 实现，以通过物理介质实现所述图像数据传输通路261与所述切换模块262的电连接。
所述切换模块262诸如为MIPI Switch，所述切换模块262与所述显示接口2612、电子设备100的显示屏30电连接。从而，所述切换模块262可以将所述存储单元211存储的第二显示数据输出至所述显示屏30，也即将所述协处理芯片20输出的第二显示数据输出至所述显示屏30。其中，所述切换模块262也可以理解为切换开关。
其中，所述切换模块262包括第一端口a1、第二端口a2、第三端口a3以及第四端口a4。
所述第一端口a1与所述显示接口2612电连接，以实现与所述控制单元22电连接，从而所述第一端口a1可以接收所述控制单元22产生的显示数据，诸如接收所述控制单元22产生的第二显示数据。
所述第二端口a2与所述主处理芯片10电连接，以接收所述主处理芯片10输出的第一显示数据。
所述第三端口a3可选择性接通所述第一端口a1或所述第二端口a2，以向外输出所述第二显示数据或所述第一显示数据，诸如向所述显示屏30输出所述第二显示数据或所述第一显示数据，从而通过所述显示屏30显示所述第二显示数据对应的信息或者显示所述第一显示数据对应的信息。可以理解的，当所述第三端口a3接通所述第一端口a1时，所述第三端口a3可以向外输出所述第二显示数据；当所述第三端口a3接通所述第二端口a2时，所述第三端口a3可以向外输出所述第一显示数据。
所述第四端口a4的作用将在下文中进行说明。
可以理解的，所述存储单元211与所述控制单元22电连接，以存储所述控制单元22产生的显示数据，诸如存储所述控制单元22产生的第二显示数据。所述第一端口a1与所述存储单元211电连接，例如所述第一端口a1可以通过VOP、DSC、DSI、DPHY实现与所述存储单元211的电连接，从而所述第一端口a1可以接收所述存储单元211存储的第二显示数据。
所述主处理芯片10包括第一处理器11、显示接口配置单元12、显示接口13，其中所述第一处理器11、所述显示接口配置单元12、所述显示接口13依次电连接。此外，所述显示接口13还与协处理芯片20的切换模块262电连接，例如所述显示接口13与所述切换模块262的第二端口a2电连接，以实现所述主处理芯片10与所述切换模块262的电连接。从而，所述主处理芯片10可以将产生的显示数据，诸如第一显示数据，输出至所述切换模块262，并通过所述切换模块262将所述第一显示数据输出至所述显示屏30。其中，所述第一处理器11诸如为CPU，所述第一处理器11用于进行数据运算，以产生显示数据。所述显示接口配置单元12诸如为DSI，与协处理芯片20的显示接口配置单元2611类似，所述显示接口配置单元12也用于根据MIPI Switch规定的显示接口标准进行配置，以使得主处理芯片10的图像数据传输符合MIPI Switch规定的显示接口标准。所述显示接口13诸如为DPHY，与协处理芯片20的显示接口2612类似，所述显示接口13也为显示接口的物理层实现，以通过物理介质实现所述主处理芯片10与所述切换模块262的电连接。
此外，所述主处理芯片10还可以包括通信接口单元14。所述通信接口单元14诸如为SPI。所述通信接口单元14与所述协处理芯片20的存储单元211电连接，从而可以实现所述主处理芯片10与所述协处理芯片20的存储单元211的电连接。因此，所述主处理芯片10产生的显示数据还可以通过所述通信接口单元14发送到所述存储单元211进行存储。需要说明的是，当所述主处理芯片10产生的显示数据通过显示接口13输出至所述切换模块262，并通过所述切换模块262输出至显示屏30时，所述主处理芯片10输出的显示数据为第一显示数据；当所述主处理芯片10产生的显示数据通过所述通信接口单元14发送到所述存储单元211进行存储，并通过所述存储单元211传输到所述切换模块262，最后通过所述切换模块262输出至显示屏30时，此时所述存储单元211存储的所述主处理芯片10产生的显示数据为第二显示数据。也即，所述存储单元211用于将所述主处理芯片10发送的显示数据存储为第二显示数据，并由 协处理芯片20通过所述切换模块262将所述第二显示数据输出至显示屏30。
其中，所述协处理芯片20的切换模块262用于根据所述协处理芯片20的控制将所述主处理芯片10输出的第一显示数据输出至所述显示屏30，以使得所述主处理芯片10控制所述显示屏30以第一显示模式显示信息，或者将所述协处理芯片20输出的第二显示数据输出至所述显示屏30，以使得所述协处理芯片20控制所述显示屏30以第二显示模式显示信息。
其中，在所述切换模块262将所述协处理芯片20输出的第二显示数据输出至所述显示屏30时，也即在所述协处理芯片20控制所述显示屏30以第二显示模式显示信息时，所述主处理芯片10可以进入休眠状态，以节省所述主处理芯片10的功耗，从而降低电子设备100的功耗。同理，在所述切换模块262将所述主处理芯片10输出的第一显示数据输出至所述显示屏30时，也即在所述主处理芯片10控制所述显示屏30以第一显示模式显示信息时，所述协处理芯片20可以进入休眠状态，以节省所述协处理芯片20的功耗，从而降低电子设备100的功耗。需要说明的是，在所述协处理芯片20进入休眠状态时，所述协处理芯片20的常开模块26仍然处于上电工作状态，而所述切换模块262设置在所述常开模块26中，因此所述切换模块262也可以处于工作状态，依然可以进行显示数据的输出。
可以理解的，所述协处理芯片20可以用于：在所述显示屏30处于第一显示模式时，控制所述切换模块262将所述主处理芯片10输出的第一显示数据输出至所述显示屏30；以及在所述显示屏30处于第二显示模式时，控制所述切换模块262将所述协处理芯片20输出的第二显示数据输出至所述显示屏30。
继续参考图6，其中，所述协处理芯片20中，所述控制单元22还与所述切换模块262电连接，从而所述控制单元22可以对所述切换模块262的切换进行控制，以实现所述协处理芯片20对所述切换模块262的控制。其中，所述控制单元22控制所述切换模块262接通所述主处理芯片10或者接通所述协处理芯片20的存储单元211，以使得所述切换模块262将所述主处理芯片10输出的第一显示数据输出至所述显示屏30或者将所述协处理芯片20输出的第二显示数据输出至所述显示屏30。
当所述控制单元22控制所述切换模块262接通所述主处理芯片10时，所述切换模块262将所述主处理芯片10输出的第一显示数据输出至所述显示屏30，此时所述主处理芯片10控制所述显示屏30以第一显示模式显示信息。当所述控制单元22控制所述切换模块262接通所述协处理芯片20的存储单元211时，所述切换模块262将所述协处理芯片20输出的第二显示数据输出至所述显示屏30，此时所述协处理芯片20控制所述显示屏30以第二显示模式显示信息。
其中，所述切换模块262的第四端口a4与所述控制单元22电连接，以接收所述控制单元22发送的控制指令，从而实现所述切换模块262根据所述控制单元22发送的控制指令进行切换。
本申请实施例提供的电子设备100中，切换模块262可以将主处理芯片10输出的第一显示数据输出至显示屏30或者将协处理芯片20输出的第二显示数据输出至显示屏30，从而通过主处理芯片10控制显示屏30显示或者通过协处理芯片20控制显示屏30显示，并且主处理芯片10在切换模块262将第二显示数据输出至显示屏30时进入休眠状态，也即主处理芯片10在协处理芯片20控制显示屏30显示时进入休眠状态，因此主处理芯片10可以间歇性休眠，无需一直处于工作状态，而协处理芯片20的运行功耗小于主处理芯片10的运行功耗，在主处理芯片10休眠时可以通过较低功耗的协处理芯片10控制显示屏30显示，因此既可以保证显示屏30的持续显示以满足用户的需求，又可以有效降低电子设备100的功耗，延长电子设备100的续航时间。
同时参考图7和图8，图7为本申请实施例提供的电子设备100的显示模式切换的第一种交互示意图，图8为本申请实施例提供的电子设备100的显示模式切换的第二种交互 示意图。
其中，在主处理芯片10控制显示屏30处于第一显示模式时，若主处理芯片10检测到第二显示模式的触发事件，则主处理芯片10向协处理芯片20发送第一控制指令。随后，协处理芯片20根据所述第一控制指令控制所述切换模块262进行切换，将协处理芯片20输出的第二显示数据输出至显示屏30，以将显示屏30切换至所述第二显示模式。可以理解的，主处理芯片10向协处理芯片20发送第一控制指令时，可以先向协处理芯片20发送唤醒信号，协处理芯片20根据唤醒信号唤醒后再对所述第一控制指令进行响应。
其中，所述第二显示模式的触发事件可以为用户操作所触发的事件。例如，所述第一显示模式为亮屏显示模式时，若用户进行熄屏操作，譬如用户按压了电子设备100的电源键，则电子设备100进入熄屏状态。此时，所述主处理芯片10即可检测到熄屏显示模式的触发事件，也即检测到所述第二显示模式的触发事件。
可以理解的，所述第二显示模式的触发事件也可以为电子设备100自行触发的事件。例如，所述第一显示模式为亮屏显示模式时，若电子设备100在预设时间段内未接收到用户的操作，则电子设备100可以自动进入熄屏状态。此时，所述主处理芯片10也可以检测到熄屏显示模式的触发事件，也即检测到所述第二显示模式的触发事件。例如，所述预设时间段可以为30秒。
在协处理芯片20控制显示屏30处于第二显示模式时，若主处理芯片10检测到第一显示模式的触发事件，则主处理芯片10向协处理芯片20发送第二控制指令。随后，协处理芯片20根据所述第二控制指令控制所述切换模块262进行切换，将主处理芯片10输出的第一显示数据输出至显示屏30，以将显示屏30切换至所述第一显示模式。
其中，所述第一显示模式的触发事件也可以为用户操作所触发的事件。例如，所述第二显示模式为熄屏显示模式时，若用户进行亮屏操作，譬如用户按压了电子设备100的电源键，或者电子设备100的指纹模组接收到了用户的指纹解锁操作并且电子设备成功解锁，则电子设备100进入亮屏状态。此时，所述主处理芯片10即可检测到亮屏显示模式的触发事件，也即检测到所述第一显示模式的触发事件。
可以理解的，所述第一显示模式的触发事件也可以为电子设备100自行触发的事件。例如，所述第二显示模式为熄屏显示模式时，若电子设备100接收到来电呼叫或者接收到短信，则电子设备100自动进入亮屏状态。此时，所述主处理芯片10也可以检测到亮屏显示模式的触发事件，也即检测到所述第一显示模式的触发事件。
需要说明的是，在主处理芯片10控制显示屏30处于亮屏显示模式时，主处理芯片10处于工作状态，因此主处理芯片10可以对电子设备100的熄屏显示模式触发事件进行监控。在协处理芯片20控制显示屏30处于熄屏显示模式时，虽然主处理芯片10进入休眠状态，但是可以理解的，主处理芯片10依然可以在系统中驻留监控进程，以监控用户对电子设备100的操作，或者监控电子设备100上发生的事件，此时主处理芯片10可以对电子设备100的亮屏显示模式触发事件进行监控。
其中，可以理解的，主处理芯片10向协处理芯片20发送第一控制指令或第二控制指令后，可以由协处理芯片20的控制单元22对所述第一控制指令和第二控制指令进行处理。例如，当主处理芯片10向协处理芯片20发送第一控制指令后，所述控制单元22接收所述第一控制指令，随后所述控制单元22可以将所述第一控制指令发送到切换模块262的第四端口a4。随后，所述切换模块262可以根据所述第一控制指令控制第三端口a3接通所述第一端口a1，以使得协处理芯片20输出的第二显示数据输出至显示屏30，从而控制显示屏30切换到第二显示模式。当主处理芯片10向协处理芯片20发送第二控制指令后，所述控制单元22接收所述第二控制指令，随后所述控制单元22可以将所述第二控制指令发送到切换模块262的第四端口a4。随后，所述切换模块262可以根据所述第二控制指令控制第 三端口a3接通所述第二端口a2，以使得主处理芯片10输出的第一显示数据输出至显示屏30，从而控制显示屏30切换到第一显示模式。
此外，可以理解的，显示屏30由第一显示模式切换至第二显示模式时，由于显示屏30的控制由主处理芯片10切换至协处理芯片20，为了防止显示屏30在切换后出现图像残留，协处理芯片20需要立即输出一帧图像并输出至显示屏30进行显示。此时，协处理芯片20可以输出熄屏显示帧，所述熄屏显示帧可以通过所述切换模块262输出至显示屏30进行显示。
同理，显示屏30由第二显示模式切换至第一显示模式时，由于显示屏30的控制由协处理芯片20切换至主处理芯片10，为了防止显示屏30在切换后出现图像残留，主处理芯片10需要立即输出一帧图像并输出至显示屏30进行显示。此时，主处理芯片10可以输出亮屏显示帧，所述亮屏显示帧可以通过所述切换模块262输出至显示屏30进行显示。
此外，还可以理解的，主处理芯片10检测到第二显示模式的触发事件并向协处理芯片20发送第一控制指令，协处理芯片20根据所述第一控制指令控制切换模块262进行切换后，也即控制显示屏30由第一显示模式切换至第二显示模式后，协处理芯片20可以向主处理芯片10发送应答信号。所述应答信号用于表明协处理芯片20已经控制电子设备100完成显示模式的切换。随后，主处理芯片10接收到所述应答信号后，可以进入休眠状态。
此外，还可以理解的，主处理芯片10检测到第一显示模式的触发事件并向协处理芯片20发送第二控制指令，协处理芯片20根据所述第一控制指令控制切换模块262进行切换后，协处理芯片20可以向主处理芯片10发送通知信号。所述通知信号用于表明协处理芯片20已经控制切换模块262完成切换。随后，主处理芯片10接收到通知信号后，即可输出包括亮屏显示帧的第一显示数据，并通过所述切换模块262将所述亮屏显示帧输出至显示屏30进行显示。
参考图8，其中，主处理芯片10可以包括显示驱动电路和协处理芯片驱动电路。其中，所述显示驱动电路可以用于驱动显示屏30显示信息，所述协处理芯片驱动电路用于驱动所述协处理芯片20，其中所述显示驱动电路还可以与所述协处理芯片驱动电路进行交互。协处理芯片20包括通信邮箱，所述通信邮箱例如可以为Mailbox。其中，主处理芯片10可以通过协处理芯片驱动电路与协处理芯片20的通信邮箱进行通信，以实现主处理芯片10与协处理芯片20之间的信息交互，从而实现主处理芯片10对协处理芯片20的控制。
可以理解的，主处理芯片10向协处理芯片20发送第一控制指令时，可以通过所述协处理芯片驱动电路向所述通信邮箱发送所述第一控制指令。具体地，主处理芯片10检测到熄屏事件时，主处理芯片10可以通过显示驱动电路通知协处理芯片驱动电路，随后协处理芯片驱动电路向协处理芯片20的通信邮箱发送所述第一控制指令，所述第一控制指令例如可以为通信邮箱命令。随后，协处理芯片20接收到通信邮箱命令后，即可控制切换模块262进行切换，以将显示屏30由亮屏显示模式切换为熄屏显示模式。
同样的，主处理芯片10向协处理芯片20发送第二控制指令时，可以通过所述协处理芯片驱动电路向所述通信邮箱发送所述第二控制指令。具体地，主处理芯片10检测到亮屏事件时，主处理芯片10可以通过显示驱动电路通知协处理芯片驱动电路，随后协处理芯片驱动电路向协处理芯片20的通信邮箱发送所述第二控制指令，所述第二控制指令例如也可以为通信邮箱命令。随后，协处理芯片20接收到通信邮箱命令后，即可控制切换模块262进行切换，以将显示屏30由熄屏显示模式切换为亮屏显示模式。
以下从电子设备100的主处理芯片10对用户的操作进行响应的角度进一步描述本申请实施例提供的电子设备100。
参考图9，图9为本申请实施例提供的电子设备100根据用户的操作切换显示模式时的交互示意图。
其中，主处理芯片10控制显示屏30以第一显示模式显示信息时，当用户对电子设备100进行操作，产生第一操作事件时，协处理芯片20用于响应于用户的第一操作事件控制显示屏30从所述第一显示模式切换为第二显示模式。
具体地，主处理芯片10控制显示屏30以第一显示模式显示信息时，当用户对电子设备100进行操作，产生第一操作事件时，主处理芯片10根据所述第一操作事件产生第一控制指令，并向协处理芯片20发送所述第一控制指令。随后，协处理芯片20接收到所述第一控制指令后，即可控制显示屏30由第一显示模式切换为第二显示模式显示信息，以实现协处理芯片20对用户的第一操作事件的响应。
其中，所述第一显示模式包括亮屏显示模式，所述第一操作事件用于触发电子设备100熄屏。
可以理解的，协处理芯片20控制显示屏30从第一显示模式切换为第二显示模式后，可以触发主处理芯片10进入休眠状态。例如，协处理芯片20控制显示屏30从第一显示模式切换为第二显示模式后，协处理芯片20可以向主处理芯片10发送应答信号，主处理芯片10接收到应答信号后即可进入休眠状态。
协处理芯片20控制显示屏30以第二显示模式显示信息时，当用户对电子设备100进行操作，产生第二操作事件时，协处理芯片20用于响应于用户的第二操作事件控制显示屏30从所述第二显示模式切换为所述第一显示模式。
具体地，协处理芯片20控制显示屏30以第二显示模式显示信息时，当用户对电子设备100进行操作，产生第二操作事件时，主处理芯片10根据所述第二操作事件产生第二控制指令，并向协处理芯片20发送所述第二控制指令。随后，协处理芯片20接收到所述第二控制指令后，即可控制显示屏30由第二显示模式切换为第一显示模式显示信息，以实现协处理芯片20对用户的第二操作事件的响应。
其中，所述第二显示模式包括熄屏显示模式，所述第二操作事件用于触发电子设备100亮屏。
可以理解的，协处理芯片20控制显示屏30从第二显示模式切换为第一显示模式后，可以向主处理芯片10发送通知信号。主处理芯片10接收到通知信号后，即可控制显示屏30以第一显示模式显示信息。此外，协处理芯片20控制显示屏30从第二显示模式切换为第一显示模式后，协处理芯片20可以进入休眠状态，以节省协处理芯片20的功耗。
以上对本申请实施例提供的电子设备进行了详细介绍。本文中应用了具体个例对本申请的原理及实施方式进行了阐述，以上实施例的说明只是用于帮助理解本申请。同时，对于本领域的技术人员，依据本申请的思想，在具体实施方式及应用范围上均会有改变之处，综上所述，本说明书内容不应理解为对本申请的限制。

Claims (20)

  1. 一种电子设备，包括：
    显示屏；
    主处理芯片，用于输出第一显示数据；
    协处理芯片，用于输出第二显示数据，所述协处理芯片的运行功耗小于所述主处理芯片的运行功耗；其中
    所述协处理芯片包括切换模块，所述切换模块与所述显示屏电连接，所述切换模块用于根据所述协处理芯片的控制将所述第一显示数据输出至所述显示屏以使所述显示屏工作于第一显示模式，或者将所述第二显示数据输出至所述显示屏以使所述显示屏工作于第二显示模式；
    所述主处理芯片还用于在所述显示屏工作于所述第二显示模式时进入休眠状态。
  2. 根据权利要求1所述的电子设备，其中：
    在所述显示屏工作于所述第一显示模式时，若所述主处理芯片检测到所述第二显示模式的触发事件，则所述主处理芯片向所述协处理芯片发送第一控制指令，所述协处理芯片根据所述第一控制指令控制所述切换模块将所述第二显示数据输出至所述显示屏，以将所述显示屏切换至所述第二显示模式；
    在所述显示屏工作于所述第二显示模式时，若所述主处理芯片检测到所述第一显示模式的触发事件，则所述主处理芯片向所述协处理芯片发送第二控制指令，所述协处理芯片根据所述第二控制指令控制所述切换模块将所述第一显示数据输出至所述显示屏，以将所述显示屏切换至所述第一显示模式。
  3. 根据权利要求2所述的电子设备，其中，所述主处理芯片包括协处理芯片驱动电路，所述协处理芯片驱动电路用于驱动所述协处理芯片，所述协处理芯片包括通信邮箱；
    所述主处理芯片向所述协处理芯片发送第一控制指令，包括：所述主处理芯片通过所述协处理芯片驱动电路向所述通信邮箱发送第一控制指令；
    所述主处理芯片向所述协处理芯片发送第二控制指令，包括：所述主处理芯片通过所述协处理芯片驱动电路向所述通信邮箱发送第二控制指令。
  4. 根据权利要求2所述的电子设备，其中：
    所述显示屏由所述第一显示模式切换至所述第二显示模式时，所述协处理芯片输出熄屏显示帧，所述显示屏显示所述熄屏显示帧；
    所述显示屏由所述第二显示模式切换至所述第一显示模式时，所述主处理芯片输出亮屏显示帧，所述显示屏显示所述亮屏显示帧。
  5. 根据权利要求4所述的电子设备，其中，所述显示屏由所述第一显示模式切换至所述第二显示模式后，所述协处理芯片向所述主处理芯片发送应答信号，所述主处理芯片接收到所述应答信号后进入休眠状态。
  6. 根据权利要求1所述的电子设备，其中，所述第一显示模式包括亮屏显示模式，所述第二显示模式包括熄屏显示模式。
  7. 根据权利要求1所述的电子设备，其中，所述协处理芯片还用于在所述显示屏工作于所述第一显示模式时进入休眠状态。
  8. 根据权利要求1所述的电子设备，其中，所述协处理芯片包括：
    控制单元，用于产生所述第二显示数据；
    存储单元，分别与所述控制单元、所述切换模块电连接，所述存储单元用于存储所述第二显示数据。
  9. 根据权利要求8所述的电子设备，其中，所述控制单元还与所述切换模块电连接，所述控制单元用于控制所述切换模块接通所述主处理芯片或者接通所述存储单元，以使得 所述切换模块将所述第一显示数据输出至所述显示屏或者将所述第二显示数据输出至所述显示屏。
  10. 根据权利要求9所述的电子设备，其中：
    所述切换模块包括第一端口、第二端口、第三端口，所述第一端口与所述存储单元电连接以接收所述第二显示数据，所述第二端口与所述主处理芯片电连接以接收所述第一显示数据，所述第三端口可选择性接通所述第一端口或所述第二端口，所述第三端口还接通所述显示屏，以向所述显示屏输出所述第二显示数据或所述第一显示数据。
  11. 根据权利要求10所述的电子设备，其中：
    所述切换模块还包括第四端口，所述第四端口与所述控制单元电连接以接收所述控制单元发送的第一控制指令或第二控制指令；
    所述切换模块用于根据所述第一控制指令控制所述第三端口接通所述第一端口，或者根据所述第二控制指令接通所述第三端口与所述第二端口。
  12. 根据权利要求8所述的电子设备，其中，所述主处理芯片还与所述存储单元电连接，所述主处理芯片还用于将产生的显示数据发送到所述存储单元，所述存储单元还用于将所述主处理芯片发送的显示数据存储为所述第二显示数据。
  13. 根据权利要求2所述的电子设备，其中，所述第二显示模式的触发事件包括：
    在所述显示屏工作于所述第一显示模式时，所述电子设备的电源键被按压；或者
    在所述显示屏工作于所述第一显示模式时，所述电子设备在预设时间段内未接收到用户的操作。
  14. 根据权利要求2所述的电子设备，其中，所述第一显示模式的触发事件包括：
    在所述显示屏工作于所述第二显示模式时，所述电子设备的电源键被按压；或者
    在所述显示屏工作于所述第二显示模式时，所述电子设备的指纹模组接收到指纹解锁操作并且所述电子设备成功解锁；或者
    在所述显示屏工作于所述第二显示模式时，所述电子设备接收到来电呼叫或者接收到短信。
  15. 一种电子设备，包括显示屏和协处理芯片，所述协处理芯片包括：
    控制单元，用于产生第二显示数据；
    切换模块，包括第一端口、第二端口、第三端口，所述第一端口与所述控制单元电连接以接收所述第二显示数据，所述第二端口用于接收第一显示数据，所述第三端口可选择性接通所述第一端口或所述第二端口，所述第三端口还接通所述显示屏，以向所述显示屏输出所述第二显示数据或所述第一显示数据。
  16. 根据权利要求15所述的电子设备，其中：
    所述切换模块还包括第四端口，所述第四端口与所述控制单元电连接以接收所述控制单元发送的第一控制指令或第二控制指令；
    所述切换模块用于根据所述第一控制指令控制所述第三端口接通所述第一端口，或者根据所述第二控制指令接通所述第三端口与所述第二端口。
  17. 根据权利要求15所述的电子设备，其中，所述协处理芯片还包括：
    存储单元，所述存储单元与所述控制单元电连接，所述存储单元用于存储所述第二显示数据，所述第一端口与所述存储单元电连接以接收所述第二显示数据。
  18. 一种协处理芯片，包括：
    控制单元，用于产生第二显示数据；
    切换模块，包括第一端口、第二端口、第三端口，所述第一端口与所述控制单元电连接以接收所述第二显示数据，所述第二端口用于接收第一显示数据，所述第三端口可选择性接通所述第一端口或所述第二端口，以向外输出所述第二显示数据或所述第一显示数据。
  19. 根据权利要求18所述的协处理芯片，其中：
    所述切换模块还包括第四端口，所述第四端口与所述控制单元电连接以接收所述控制单元发送的第一控制指令或第二控制指令；其中
    所述切换模块用于根据所述第一控制指令控制所述第三端口接通所述第一端口，或者根据所述第二控制指令接通所述第三端口与所述第二端口。
  20. 根据权利要求18所述的协处理芯片，其中，还包括存储单元，所述存储单元与所述控制单元电连接，所述存储单元用于存储所述第二显示数据，所述第一端口与所述存储单元电连接以接收所述第二显示数据。
PCT/CN2020/134021 2019-12-09 2020-12-04 电子设备及协处理芯片 Ceased WO2021115211A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP20899786.6A EP4068050A4 (en) 2019-12-09 2020-12-04 Electronic device and co-processing chip
US17/738,421 US20220269644A1 (en) 2019-12-09 2022-05-06 Electronic device and co-processing chip

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201911253897.8A CN113031751A (zh) 2019-12-09 2019-12-09 电子设备
CN201911253897.8 2019-12-09

Publications (1)

Publication Number Publication Date
WO2021115211A1 true WO2021115211A1 (zh) 2021-06-17

Family

ID=76329553

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/134021 Ceased WO2021115211A1 (zh) 2019-12-09 2020-12-04 电子设备及协处理芯片

Country Status (4)

Country Link
US (1) US20220269644A1 (zh)
EP (1) EP4068050A4 (zh)
CN (1) CN113031751A (zh)
WO (1) WO2021115211A1 (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112835507B (zh) * 2021-02-24 2022-09-09 京东方科技集团股份有限公司 电子设备及其显示方法
CN116069148A (zh) * 2021-10-29 2023-05-05 Oppo广东移动通信有限公司 屏幕显示方法、装置、存储介质以及电子设备
CN114281423A (zh) * 2021-12-28 2022-04-05 深圳市欧瑞博科技股份有限公司 灭屏方法及电子设备
CN116431226A (zh) * 2022-01-04 2023-07-14 Oppo广东移动通信有限公司 操作系统的切换方法及装置、电子设备、存储介质
CN114585054B (zh) * 2022-02-23 2023-11-14 北京小米移动软件有限公司 Wifi连接控制方法、装置及存储介质
CN117631808A (zh) * 2022-08-10 2024-03-01 Oppo广东移动通信有限公司 一种切换方法、电子设备及计算机可读存储介质
CN115712334A (zh) * 2022-11-04 2023-02-24 汉朔科技股份有限公司 多屏显示的低功耗控制方法、显示设备和电子价签系统
CN116069428A (zh) * 2023-02-14 2023-05-05 歌尔股份有限公司 一种显示界面切换方法及电子产品
CN119271027A (zh) * 2023-07-05 2025-01-07 华为技术有限公司 一种控制方法、控制电路和电子设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105759935A (zh) * 2016-01-29 2016-07-13 华为技术有限公司 一种终端控制方法及终端
CN108227895A (zh) * 2017-07-26 2018-06-29 珠海市魅族科技有限公司 一种熄屏显示方法及终端、计算机装置及可读存储介质
CN110377141A (zh) * 2019-07-19 2019-10-25 Oppo广东移动通信有限公司 应用处理方法、装置、电子设备以及存储介质
CN110928394A (zh) * 2018-08-31 2020-03-27 Oppo广东移动通信有限公司 屏幕显示方法及电子设备

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150082255A1 (en) * 2013-09-16 2015-03-19 Motorola Mobility Llc Methods and apparatus for displaying notification information
KR102170246B1 (ko) * 2014-02-07 2020-10-26 삼성전자주식회사 영상 정보를 표시하기 위한 전자 장치 및 방법
CN108334296A (zh) * 2018-01-26 2018-07-27 出门问问信息科技有限公司 一种显示装置、电子设备及屏幕显示控制方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105759935A (zh) * 2016-01-29 2016-07-13 华为技术有限公司 一种终端控制方法及终端
CN108227895A (zh) * 2017-07-26 2018-06-29 珠海市魅族科技有限公司 一种熄屏显示方法及终端、计算机装置及可读存储介质
CN110928394A (zh) * 2018-08-31 2020-03-27 Oppo广东移动通信有限公司 屏幕显示方法及电子设备
CN110377141A (zh) * 2019-07-19 2019-10-25 Oppo广东移动通信有限公司 应用处理方法、装置、电子设备以及存储介质

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP4068050A4

Also Published As

Publication number Publication date
EP4068050A4 (en) 2023-01-25
US20220269644A1 (en) 2022-08-25
CN113031751A (zh) 2021-06-25
EP4068050A1 (en) 2022-10-05

Similar Documents

Publication Publication Date Title
WO2021115211A1 (zh) 电子设备及协处理芯片
CN111831099B (zh) 电子设备
CN113031742B (zh) 电子设备
US7219240B2 (en) Monitor and method for controlling power-on and power-off of host computer
WO2021109882A1 (zh) 应用启动方法、装置、存储介质及电子设备
CN109597556B (zh) 一种截屏方法及终端
CN112996089B (zh) 数据传输方法、装置、存储介质及电子设备
TW200906081A (en) Multi-protocol infrared receiver
WO2019033779A1 (zh) 一种针对计算机的睡眠状态唤醒的方法及装置
WO2014117500A1 (zh) 触摸屏终端及其工作方法
WO2021115209A1 (zh) 显示屏区域刷新方法、存储介质及电子设备
CN110830929A (zh) 用于提供通知消息的电子装置及其方法
CN112817424A (zh) 实现指南针应用的方法、装置、存储介质及电子设备
CN108848256A (zh) 一种双屏终端的按键控制方法及双屏终端
WO2026046252A1 (zh) 过渡动画的播放方法、装置、设备及存储介质
WO2026046335A1 (zh) 电子设备的控制方法、装置、设备及存储介质
CN113031749A (zh) 电子设备
CN106792012A (zh) 智能交互平板内通道切换方法及装置
CN118466815A (zh) 熄屏控制方法、电子设备及存储介质
CN105739986A (zh) 一种终端的唤醒方法及终端
CN112992135A (zh) 电子设备及语音控制的显示方法
US8370653B2 (en) Motherboard capable of playing image or video in power-off state
CN114004727A (zh) 协处理芯片及电子设备
WO2011088753A1 (zh) 显示器的电源管理方法和显示器
CN101533297B (zh) 便携式个人电脑及其控制方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20899786

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2020899786

Country of ref document: EP

Effective date: 20220628

NENP Non-entry into the national phase

Ref country code: DE