WO2022046196A1 - Self-passivated nitrogen-polar iii-nitride transistor - Google Patents

Self-passivated nitrogen-polar iii-nitride transistor Download PDF

Info

Publication number
WO2022046196A1
WO2022046196A1 PCT/US2021/030876 US2021030876W WO2022046196A1 WO 2022046196 A1 WO2022046196 A1 WO 2022046196A1 US 2021030876 W US2021030876 W US 2021030876W WO 2022046196 A1 WO2022046196 A1 WO 2022046196A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
hemt
gate
iii
nitride semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2021/030876
Other languages
French (fr)
Inventor
Daniel DENNINGHOFF
Andrea CORRION
Fevzi ARKUN
Micha FIREMAN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HRL Laboratories LLC
Original Assignee
HRL Laboratories LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HRL Laboratories LLC filed Critical HRL Laboratories LLC
Priority to EP21862260.3A priority Critical patent/EP4205181A4/en
Priority to CN202180050268.4A priority patent/CN115868029A/en
Publication of WO2022046196A1 publication Critical patent/WO2022046196A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
    • H10D30/4755—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs having wide bandgap charge-carrier supplying layers, e.g. modulation doped HEMTs such as n-AlGaAs/GaAs HEMTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/472—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having lower bandgap active layer formed on top of wider bandgap layer, e.g. inverted HEMT
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/512—Disposition of the gate electrodes, e.g. buried gates
    • H10D64/513—Disposition of the gate electrodes, e.g. buried gates within recesses in the substrate, e.g. trench gates, groove gates or buried gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
    • H10D64/518—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their lengths or sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/473—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT
    • H10D30/4732—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT using Group III-V semiconductor material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs

Definitions

  • Embodiments of the present disclosure relate to High Electron Mobility Transistors made on the N-polar surface of a III-Nitride semiconductor, as well as methods of manufacturing thereof.
  • III-Nitride HEMTs in particular GaN HEMTs, are being increasingly implemented in monolithic microwave integrated circuit (MMIC) amplifiers due to an outstanding combination of properties such as speed, output power, and efficiency for transmit applications, and linearity, noise figure, and RF input survivability for receive applications.
  • MMIC monolithic microwave integrated circuit
  • Such HEMTs can be used in high-frequency and high-power applications such as: broadband transmitters for electronic warfare jamming, phased array radars, Ka-band missile seekers, satellite communication ground terminals, high-power devices for cellular base station applications, and high-voltage devices for switching applications.
  • the vast majority of GaN HEMTs is reported to-date have utilized abase semiconductor crystal in the [0001], or gallium-polar (Ga-polar), crystallographic orientation.
  • High-frequency N-polar AlxGal-xN/GaN HEMTs known from the above references have a GaN channel layer formed on the N-polar surface of an AlxGal-xN barrier layer, and have a thick GaN cap layer above the channel layer that acts as a highly effective surface passivation layer to limit DC-to-RF dispersion and allows high output power, while a gate recess allows vertical scaling for high-frequency operation.
  • These high frequency N-polar AlxGal-xN/GaN HEMTs also have a secondary, thin AlGaN etch stop layer above the channel layer and under the thick GaN cap. The thin etch stop is used to form the gate foot of these HEMTs, by accurately terminating a deep dry etch of the gate recess or trench in the capping material.
  • Embodiments of the present disclosure comprise improved high-frequency and power performance high-scaled millimeter wave (mmW) N-polar ALGai-xN/GaN HEMTs, as well as methods for fabricating same.
  • mmW millimeter wave
  • Such HEMTs can be integrated in MMIC technology.
  • Embodiments of the present disclosure avoid the problems of the abovedescribed HEMTs by altogether removing the thin etch stop layer from the layer structure in the access regions of the HEMT, and instead complete the device with an additive regrowth to insulate the channel from surface effects while maintaining a high aspect ratio.
  • secondary benefits of embodiments of this presentation include the elimination of etch damage under the gate foot and provide a manufacturable method of achieving the desired structure.
  • Embodiments of this presentation comprise, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 14, 15, 18, 19, a HEMT (for example 30; 50; 30'; 50'; 80; 85; 90; 96; 115; 120) comprising a channel layer (for example 32; 118) of a first III-Nitride semiconductor material, grown on a N-polar surface (for example 33) of a back barrier layer (for example 34) of a second III-Nitride semiconductor material; the second III-Nitride semiconductor material having a larger band gap than the first III-Nitride semiconductor material, such that a positively charged polarization interface and two-dimensional electron gas (for example 35) is obtained in the channel layer (for example 32; 118); a passivation, capping layer (for example 36; 36', 36"), of said first III-Nitride semiconductor material, formed on top of and in contact with a first portion (for example 38) of a N-polar surface (for example 40) of said channel layer
  • the HEMT (for example 50; 50'; 85; 96; 120) comprises a thin layer (for example 52) of a third III-Nitride semiconductor material in said gate trench (for example 42) between said gate conductor (for example 44) and said N-polar surface (for example 40) of said channel layer (for example 32, 118).
  • said passivation, capping layer (for example 36; 36', 36"), is a layer grown on said first portion (for example 38) of said N-polar surface (for example 40) of said channel layer (for example 32; 118).
  • said first III-Nitride semiconductor material is GaN and said second III-Nitride semiconductor material is AlGaN.
  • said third III-Nitride semiconductor material is one of AIN, InAlN, AlGaN and InAlGaN.
  • the HEMT (for example 30; 50; 30'; 50'; 80; 85; 115; 120) comprises a source contact layer (for example 45) and a drain contact layer (for example 46) of a fourth III-Nitride semiconductor, formed on a second portion (for example 47) of said N-polar surface (for example 40) of said channel layer (for example 32; 118) on opposite sides of said gate trench (for example 42).
  • the channel layer (for example 32) has a first doping level and the source (for example 45) and drain (for example 46) contact layers have a second doping level larger than the first doping level, wherein: a source access region of said passivation, capping layer (for example 36'), arranged between the source contact layer (for example 45) and the gate trench (for example 42), has a third doping level whose magnitude is between those of the first and second doping levels; and a drain access region of said passivation, capping layer (for example 36"), arranged between the drain contact layer (for example 46) and the gate trench (for example 42), has the first doping level.
  • said source contact layer (for example 45) and said drain contact layer (for example 46) are layers grown on said second portion of said N-polar surface (for example 40) of said channel layer (for example 32; 118).
  • the HEMT (for example 30; 50; 30'; 50'; 80; 85; 115; 120) comprises a source conductor (for example 48) and a drain conductor (for example 49) in contact with respectively said source contact layer (for example 45) and said drain contact layer (for example 46).
  • said fourth III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
  • the HEMT (for example 90; 96) comprises a source contact layer (for example 45) of a fourth III-Nitride semiconductor, formed on a second portion of said N- polar surface (for example 40) of said channel layer (for example 32) on a first side of said gate trench (for example 42); and a drain contact layer (for example 46', 46") of said fourth III-Nitride semiconductor, formed on a portion (for example 92; 98) of a top surface of said passivation, capping layer (for example 36), on a second side of said gate trench (for example 42) opposite said first side of said gate trench.
  • said channel layer (for example 32) has a first doping level and said source (for example 45) and drain (for example 46'; 46") contact layers have a second doping level larger than the first doping level, wherein: a source access region of said passivation, capping layer (for example 36), arranged between the source contact layer (for example 45) and the gate trench (for example 42), has a third doping level comprised between the first and second doping levels (i.e. a third doping level whose magnitude is between those of the first and second doping levels); and a drain access region of said passivation, capping layer (for example 36), arranged between under the drain contact layer and the gate trench, has the first doping level.
  • the source contact layer (for example 45) and said drain contact layer (for example 46'; 46") are layers grown respectively on said second portion of said N-polar surface (for example 40) of said channel layer (for example 32) and on said portion (for example 92, 98) of a top surface of said capping layer.
  • the HEMT (for example 90; 96) comprises a source conductor (for example 48) and a drain conductor (for example 49) in contact with respectively said source contact layer (for example 45) and said drain contact layer (for example 46'; 46").
  • said fourth III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
  • a gate insulator layer for example 60 lines the side and bottom of said gate conductor (for example 44) in said gate trench (for example 42).
  • a method of manufacturing a HEMT comprising:
  • a channel layer for example 32; 118
  • a back barrier layer for example 34
  • a second III- Nitride semiconductor material said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58);
  • a source contact layer for example 45
  • a drain contact layer for example 46
  • a third III-Nitride semiconductor on a first portion (for example 47) of a N-polar surface (for example 40) of the channel layer (for example 32), by:
  • a capping layer mask for example 72
  • said source contact layer for example 45
  • said drain contact layer for example 46
  • a gate region for example 74
  • a capping layer for example 36 of said first III-Nitride semiconductor material on top of and in contact with the exposed part of the second portion (for example 38) of said N-polar surface (for example) 40 of the channel layer, said capping layer (for example 36) contacting at least side edges of said source contact layer (for example 45) and said drain contact layer (for example 46); and removing said capping layer mask (for example 72), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N-polar surface (for example 40) of the channel layer;
  • a source conductor for example 48
  • a drain conductor for example 49
  • Concept 5 The method of Concept 1, wherein (as illustrated for example in Figure 20A) said channel layer is a graded channel layer (for example 118).
  • the graded channel layer is a compositionally graded channel layer whose composition (e.g., Al mole fraction in AlGaN) varies along its thickness/height.
  • first capping layer mask for example 72'
  • drain contact layer for example 46
  • gate region of said N-polar surface for example 40 of the channel layer, located within said second portion (for example 38) of said N-polar surface (for example) 40 of the channel layer, thus exposing a first part of said second portion (for example 38') of said N-polar surface (for example) 40 of the channel layer, between said gate region and said source contact layer (for example 45);
  • a second capping layer mask for example 72" on top of at least a portion of said drain contact layer (for example 46) and covering completely said source contact layer (for example 45) and said gate region of said N-polar surface (for example) 40 of the channel layer, thus exposing a second part of said second portion (for example 38") of said N-polar surface (for example) 40 of the channel layer, between said gate region and said drain contact layer (for example 46);
  • a source conductor for example 48
  • a drain conductor for example 49
  • a method of manufacturing a HEMT comprising:
  • a channel layer for example 32
  • a back barrier layer for example 34
  • a second III- Nitride semiconductor material said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58); -(as for example illustrated in Figures 16B), forming a capping layer mask (for example
  • a gate region for example 104
  • a source contact region for example
  • a N-polar surface (for example 40) of the channel layer (for example 32) thus leaving exposed a first portion (for example 105) of said N-polar surface (for example 40) of the channel layer, between said gate region and said source contact region, and a second portion (for example 106) of said N-polar surface (for example 40) of the channel layer, on a side of said gate region opposite said source contact region;
  • a capping layer for example 36 of said first III-Nitride semiconductor material on top of and in contact with the exposed portions (for example 105, 106) of said N-polar surface (for example) 40 of the channel layer, and removing said capping layer mask (for example 72), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N- polar surface (for example 40) of the channel layer;
  • a method of manufacturing a HEMT comprising:
  • a capping layer mask for example 110
  • a source contact region for example 103 of said N-polar surface (for example 40) of the channel layer, thus leaving exposed a first portion (for example 105) of said N-polar surface (for example 40) of the channel layer, between said gate region and said source contact region, and a second portion (for example 106) of said N-polar surface (for example 40) of the channel layer, on a side of said gate region opposite said source contact region;
  • a capping layer for example 36 of said first III-Nitride semiconductor material on top of and in contact with the exposed portions (for example 105, 106) of said N-polar surface (for example) 40 of the channel layer, and removing said gate mask (for example 72) and said capping layer mask (for example 110), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N-polar surface (for example 40) of the channel layer, wherein a portion (for example 52) of said gate barrier layer lies at the bottom of said gate trench (for example 42);
  • a channel layer for example 32; 118 of a first III-Nitride semiconductor material on a N-polar surface of a back barrier layer (for example 34) of a second III- Nitride semiconductor material, said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58); -(as for example illustrated in Figure 9B; 21B) forming a capping layer mask (for example 72) on top of a gate region (for example 74) of said N-polar surface (for example) 40 of the channel layer, thus exposing a first portion of said N-polar surface (for example) 40 of the channel layer;
  • a capping layer for example 36 of said first III-Nitride semiconductor material on top of and in contact with the exposed first portion of said N-polar surface (for example) 40 of the channel layer; and removing said capping layer mask (for example 72), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N-polar surface (for example 40) of the channel layer;
  • a contacts mask for example 70 exposing distal parts of said capping layer (for example 36);
  • a source conductor for example 48
  • a drain conductor for example 49
  • Concept 28 The method of Concept 23, wherein (as illustrated for example in Figure 21A) said channel layer is a graded channel layer (for example 118).
  • the graded channel layer is a compositionally graded channel layer whose composition (e.g., Al mole fraction in AlGaN) varies along its thickness/height
  • Figure 1A illustrates a known N-polar HEMT.
  • Figures IB to ID illustrate a known N-polar HEMT and some of its energy bands.
  • Figure 2 illustrates an embodiment of a HEMT according to this presentation.
  • Figure 3 illustrates an embodiment of a HEMT according to this presentation.
  • Figure 4 illustrates an embodiment of the HEMT of Figure 2.
  • Figure 5 illustrates an embodiment of the HEMT of Figure 3.
  • Figures 6A and 6B show band diagram simulations through an access region of a HEMT according to embodiments of this presentation.
  • Figure 7 shows the location of the access region used for generating Figure 6.
  • Figures 8A to 8F illustrate fabrication steps of the HEMT of Figure 4.
  • Figures 9A to 9H illustrate fabrication steps of the HEMT of Figure 5.
  • Figure 10 illustrates an embodiment of a HEMT according to this presentation.
  • Figure 11 illustrates an embodiment of a HEMT according to this presentation.
  • Figures 12A to 12H illustrate fabrication steps of the HEMT of Figure 10.
  • Figures 13 A to 13J illustrate fabrication steps of the HEMT of Figure 11.
  • Figure 14 illustrates an embodiment of a HEMT according to this presentation.
  • Figure 15 illustrates an embodiment of a HEMT according to this presentation.
  • Figures 16A to 16F illustrate fabrication steps of the HEMT of Figure 14.
  • Figures 17A to 17G illustrates fabrication steps of the HEMT of Figure 15.
  • Figure 18 illustrates an embodiment of a HEMT according to this presentation.
  • Figure 19 illustrates an embodiment of a HEMT according to this presentation.
  • Figures 20A to 20F illustrate fabrication steps of the HEMT of Figure 18.
  • Figures 21A to 21H illustrate fabrication steps of the HEMT of Figure 19.
  • Figure 22 illustrates the HEMT of Figure 14 and shows locations of interest used in Figure 23.
  • Figures 23A to 23C illustrate energy band diagrams at the locations of interest shown in Figure 22.
  • Figure 1A illustrates a known N-polar HEMT 10 using a dielectric passivation capping layer 11 (SiN illustrated). While specially developed dielectric passivation somewhat improves the performance of GaN HEMTs, it does not eliminate dc-RF dispersion (also known as current collapse) and results in reduced HEMT output power at any operating frequency. Moreover, dielectric passivation and field plates— which are used to reduce dc-RF dispersion in low-frequency GaN HEMTs— are detrimental to the performance of high-frequency GaN HEMTs. The highly scaled GaN HEMTs used in high-frequency applications are particularly sensitive to surface conditions.
  • Dielectric passivation in GaN HEMTs only mitigates— but does not eliminate— the detrimental dc- RF dispersion in the performance of the HEMT at any frequency.
  • An effective method of eliminating dc-RF dispersion is replacing a dielectric passivation capping layer with semiconductor passivation capping layer.
  • Figure IB illustrates a known N-polar HEMT 12 using a semiconductor passivation 13 (GaN illustrated) to address the shortcomings of the HEMT 10 illustrated in Figure 1A.
  • a semiconductor passivation 13 GaN illustrated
  • an etch stop layer (I) made out of another semiconductor AlGaN illustrated
  • Figure 1C illustrates the energy band diagrams at equilibrium in the gate recessed region
  • Figure ID illustrates the energy band diagrams in the drain access region, i.e. between the gate and drain.
  • the (AlGaN) etch stop layer pulls up (reference II, Figure ID) the conduction band, thus depleting the 2DEG/channel of the HEMT.
  • the (AlGaN) etch stop layer creates a parasitic electron channel (reference III, Figure ID) that can detrimentally affect the performance of the HEMT.
  • Figure 2 illustrates an embodiment of a HEMT 30 according to this presentation, comprising a channel layer 32 of a first III-Nitride semiconductor material (e.g. GaN), grown on a N-polar surface 33 of a back barrier layer 34 of a second III-Nitride semiconductor material (e.g. AlGaN).
  • the second III-Nitride semiconductor material e.g. AlGaN
  • the back barrier 34 can be any coherently strained layer (i.e.
  • the back barrier 34 can be composed of any Al containing Ill-nitride material and of larger band gap than GaN such that a positively charged polarization interface and two dimensional electron gas 35 is obtained in the channel 32 above the interface of the back barrier 34 with the GaN channel 32.
  • channel 32 can be formed atop the back barrier layer as a final layer of an initial epitaxial structure growth.
  • a top surface 40 of channel layer 32 is also a N-polar surface.
  • HEMT 30 further comprises a capping layer 36 ("regrowth A") of said first III-Nitride semiconductor material, formed on top of and in contact with a first portion 38 of N-polar surface 40 of channel layer 32.
  • HEMT 30 further comprises: a gate trench 42 traversing the capping layer 36 and ending at the N-polar surface 40 of the channel layer 32; and a gate conductor 44 filling gate trench 42.
  • the material described as AlGaN is effectively an Al(x)Ga(l-x)N material.
  • the regrown capping layer 36 functions to passivate surface traps, to prevent DC-to-RF dispersion, to increase 2DEG density in underlying epitaxial layers, and to prevent oxidation of underlying Al-containing layers.
  • an "N-polar" face or surface of a Ill-ni tride semiconductor layer is the Nitrogen-polar face of the III-Nitride semiconductor layer.
  • HEMT 30 further comprises a source (ohmic) contact layer 45 and a drain (ohmic) contact layer 46 of a further III-Nitride semiconductor, formed on a second portion 47 of the N-polar surface 40 of channel layer 32, beyond first portion 38, on opposite sides of gate trench 42.
  • HEMT 30 further comprises a source conductor 48 and a drain conductor 49 in contact with respectively the source contact layer 45 and the drain contact layer 46.
  • the further III-Nitride semiconductor material forming contact layers 45 and 46 is n+ doped GaN or n+ doped InGaN.
  • the n+ doping concentration of the ohmic contact regions 45 and 46 can be comprised between 1 x 10 A 19 and 9 x 10 A 20 cm-3 (one times 10 to the power 19 to 9 times 10 to the power 20 per cubic cm).
  • the gate conductor 44 is part of a "T-shape" gate structure (or “T-gate”) as for example illustrated in Figure 4 hereafter, where a top portion of the gate structure (gate head) is broader than a middle portion of the gate structure.
  • the gate structure may also consist of a "y-gate” ("y" shape) as for example illustrated in Figure 3.
  • the gate structure comprises a Pt/Au or a Ni/Au structure, or any other metallization layer used for manufacturing the HEMT.
  • the back barrier layer 34 of HEMT 30 can be formed on a N-polar surface 53 of a substrate 54.
  • Substrate 54 can be SiC or Si, sapphire, GaN, AIN, diamond.
  • FIG. 3 illustrates an embodiment of a HEMT 50 according to this presentation, which is essentially identical to HEMT 30 of Figure 2, but which additionally comprises a thin layer 52 ("gate barrier") of a still further III-Nitride semiconductor material (for example one of AIN, InAlN, AlGaN and InAlGaN) in the gate trench 42 between the gate conductor 44 and the N-polar surface 40 of the channel layer 32.
  • gate barrier 52 is a coherently-strained epitaxial layer.
  • gate barrier 52 improves the channel mobility and the blocking of charge from the gate.
  • the back barrier layer 34 of HEMT 50 can be formed on a N-polar surface 53 of a substrate 54.
  • Substrate 54 can be SiC or Si, sapphire, GaN, AIN, diamond.
  • a nucleation layer (not shown in Figures 2 or 3) can be formed on top of and in contact with the N-polar surface 53 of the substrate 54, and a buffer layer (not shown in Figures 2 or 3) can be formed on top of and in contact with the nucleation layer below the barrier layer 34.
  • Figure 4 illustrates an embodiment of a HEMT 30' similar to HEMT 30 of Figure 2, additionally showing a nucleation layer 56 formed on top of and in contact with the ipolar surface 53 of the substrate 54, and a buffer layer 58 formed on top of and in contact with the nucleation layer 56, before forming the barrier layer 34 on top of and in contact with the buffer layer 58.
  • HEMT 30' can optionally comprise a gate dielectric / insulator layer 60 that lines at least the sides and bottom of the gate conductor 44 in the gate trench.
  • the insulator layer 60 can also cover the top surface of the cap layer 36.
  • gate dielectric 60 can comprise a layer of SiN or A12O3, or of AIN, HfO2, SiO2, or some combination thereof.
  • Figure 5 illustrates a HEMT 50' similar to the HEMT 50 of Figure 3, additionally showing a nucleation layer 56 formed on top of and in contact with the N-polar surface 53 of the substrate 54, and a buffer layer 58 formed on top of and in contact with the nucleation layer 56 before forming the barrier layer 34 on top of and in contact with the buffer layer 58.
  • HEMT 50' can optionally comprise a gate dielectric / insulator layer 60 as the one described in relation with Figure 4.
  • FIGs 6A and 6B show band diagram simulations through an access region (region between gate and source, simulations made at the dashed line mark A-A' illustrated in Figure 7) of a HEMT 30' according to embodiments of this presentation.
  • Band diagrams are shown for three different GaN cap thicknesses (10, 20, and 40 nm) and three different Si delta-doping levels (10 19 cm-3, 5. 10 19 cm-3 and 10 20 cm-3).
  • both the Si delta doping and the thickness of the regrowth layer A (GaN cap) shape the electric field in the channel access region in a manner that for example increases charge during de conditions.
  • Figure 6B illustrates the changes of the charge in a portion of the access region. The result of increased charge is a reduction in parasitic access resistance and an increase in drain current.
  • the increased charge from electric field shaping also screens the effect of the traps that cause undesirable current collapse during operation. The net result of this electric field shaping is higher device output power.
  • a HEMT according to this presentation shows a higher 2DEG density in the access regions relative to the prior art, which allows increasing the current and power in the device.
  • Si delta doping may be used at the termination of the GaN channel layer of the initial epitaxial structure or at the beginning of a regrowth step to intentionally shape the electric fields near the channel and in the access regions near the gate.
  • Delta-Doping is a technique, usually used in MOCVD growth, that can be used to get thin layers of high dopant concentration or, if combined with annealing, to get homogeneous doping with very high dopant concentration.
  • a delta-doping procedure can consist of multiple growth steps, where the host material and dopant sources are opened intermittently. Process variants leave the host material source open all the time and just open/close the dopant source. This process allows obtaining relatively thick nominally undoped layers interrupted by relatively thin layers with very high dopant concentration.
  • Figure 7 shows with a dashed line A- A' the location of the access region of a HEMT 30' according to this presentation, used for generating the band diagram simulations of Figures 6A and 6B.
  • Figures 8 A to 8F illustrate steps of a method of fabrication of the HEMT 30' of Figure 4, the method including: forming channel layer 32 (of the first III-Nitride semiconductor material) on the N-polar surface of back barrier layer 34 (of the second III- Nitride semiconductor material), itself formed on the substrate 54 and eventually buffer layer 58 and nucleation layer 56. According to embodiments of this presentation, these first steps equate to forming a first epitaxial structure (Figure 8A).
  • the method further comprises forming source contact layer 45 and drain contact layer 46 (of the fourth III-V semiconductor) on a portion 47 of the N-polar surface 40 of the channel layer 32, by forming on said N-polar surface 40 a contacts mask 70 exposing said portion 47 of N- polar surface 40, but masking a portion 38 of N-polar surface 40 (Figure 8B).
  • Source contact layer 45 and drain contact layer 46 are then regrown (grown epitaxially) on the exposed portion 47 of surface 40; then mask 70 is removed (Figure 8C).
  • the method further comprises forming a capping layer mask 72 exposing portion 38 of surface 40, except a gate region 74 of surface 40, located within portion 38.
  • mask 72 is also arranged to expose small sections of source contact layer 45 and drain contact layer 46 neighboring the portion 38 of surface 40 ( Figure 8D).
  • the method further comprises growing capping layer 36 on top of and in contact with portion 38 of surface 40 (as well as on top of the sections of contact layer 45 and drain contact layer 46 left exposed by mask 72; then and removing mask 72 (Figure 8E).
  • the method removing of mask 72 notably forms the gate trench 42 that traverses capping layer 36 and ends at surface 40.
  • the method can then comprise finalizing HEMT 30', by filling gate trench 42 with gate conductor 44, eventually after forming a gate dielectric 60 on the bottom and edges of the gate trench (and eventually on top of capping layer 36, as illustrated); as well as by forming source conductor 48 and drain conductor 49 (Figure 8F).
  • gate conductor 44 can be part of a "T-shaped gate” as shown in Figure 8.
  • the forming of the source and drain contacts 45, 46 can alternatively take place after the forming of the capping layer 36.
  • mask 72 only covers the gate region 74 and the capping layer is also formed in areas where the source and drain contacts are to be formed.
  • Mask 70 is then formed on top of the capping layer to etch the capping layer and free the areas where the source and drain contacts 45, 46 are then formed.
  • etch of the capping layer can be performed using dry plasma etching.
  • the masks are arranged such that no gap exists at the interface between capping layer 36 and source contact layer 45 or at the interface between capping layer 36 and drain contact layer 46.
  • channel layer 32 has a first doping level
  • source and drain contact layers 45, 46 have a second doping level larger than the first doping level
  • capping layer 36 has the first doping level
  • Figures 9 A to 9H illustrate fabrication steps of the HEMT 50' of Figure 5, the method including, as in Figures 8A to 8F, forming a first epitaxial structure comprising channel layer 32 on the N-polar surface of back barrier layer 34, itself on the substrate 54 and eventually buffer layer 58 and nucleation layer 56. Further, according to this embodiment, a gate barrier layer 76 (e.g. AlGaN) is formed on top of channel layer 32 ( Figure 9A).
  • a gate barrier layer 76 e.g. AlGaN
  • the method further comprises forming a capping layer mask 72 above a gate region 74 of surface 40 of channel layer 32. ( Figure 9B). The method then comprises etching away gate barrier layer 76 using mask 72, thus forming gate barrier 52 above gate region 74. ( Figure 9C).
  • the method further comprises growing capping layer 36 everywhere on top surface 40 (except on the portion covered by mask 72); then removing mask 72 ( Figure 9D).
  • the method of removing mask 72 notably forms the gate trench 42 that traverses capping layer 36 and ends at surface 40, with gate barrier 52 arranged at the bottom of trench 42 on surface 40.
  • the method further comprises forming source contact layer 45 and drain contact layer 46 by forming a contacts mask 70 on the capping layer 36 and the gate trench 42, exposing only portions 47 of the capping layer 36 above areas of surface 40 where the source and drain contacts are to be formed (Figure 9E).
  • the capping layer 36 is then etched using mask 70, thus exposing the areas of surface 40 where the source and drain contacts are to be formed ( Figure 9F).
  • Source contact layer 45 and drain contact layer 46 are then regrown (grown epitaxially) on the exposed portion 47 of surface 40; before mask 70 is removed (Figure 9G).
  • the method can then comprise finalizing HEMT 50', by filling gate trench 42 with gate conductor 44, eventually after forming a gate dielectric 60 on the bottom and edges of the gate trench (and eventually on top of capping layer 36, as illustrated); as well as by forming source conductor 48 and drain conductor 49 (Figure 9H).
  • gate conductor 44 can be part of a "T-shaped gate" as illustrated in Figure 9.
  • Figure 10 illustrates an embodiment of a HEMT 80 according to this presentation, which is essentially identical to the HEMT 30 described above, except that the capping layer 36 between the gate 44 and the source contact layer 45 forms a source access region 36' having a given doping and the capping layer 36 between the gate 44 and the drain contact layer 46 forms a drain access region 36" having a different doping.
  • channel layer 32 has a first doping level and source and drain contact layers 45, 46 have a second doping level larger than the first doping level
  • the source access region 36' has a third doping level comprised between the first and second doping levels; (i.e. a third doping level greater than the first doping level and less than the second doping level) and the drain access region 36" has the first doping level.
  • the n+ doping concentration in the ohmic contact regions 45, 46 can be between 1 x 10 A 19 and 9 x 10 A 20 cm A -3. Such heavy doping of the ohmic contact regions reduces the ohmic contact resistance.
  • the dopant can be Si. Germanium (Ge) can also be used as an n-type dopant in GaN.
  • channel region 32 can be "unintentionally" doped (UID), effectively having a doping concentration of between 5 x 10 A 15 and 5 x 10 A 16 cm A - 3. The dopant can still be Si.
  • the portion of capping layer 36 referenced 36' can have doping concentrations of between 5 x 10 A 15 and 1 x 10 A 19 cm A -3.
  • the dopant can still be Si.
  • the portion of capping layer referenced as 36" (the regrowth region marked “Regrowth C”) can have a doping concentration of between 5 x 10 A 15 and 1 x 10 A 19 cm A -3, while being also lower than the doping concentration in capping layer portion 36', such that the resistance of capping layer 36 / capping layer portion 36' is smaller than the resistance of capping layer portion 36", thus allowing to have a higher breakdown voltage in capping layer portion 36" than in capping layer portion 36'.
  • the dopant can still be Si.
  • Figure 11 illustrates an embodiment of a HEMT 85 according to this presentation, which is essentially identical to the HEMT 50 described above, except that the capping layer 36 between the gate 44 and the source contact layer 45 forms a source access region 36' having a given doping and the capping layer 36 between the gate 44 and the drain contact layer 46 forms a drain access region 36" having a different doping, as described above in relation to figure 10.
  • Figures 12 A to 12H illustrate fabrication steps of a HEMT similar to HEMT
  • the forming a capping layer mask 72 comprises: initially forming a first half mask 72' exposing only a portion 38' of surface 40 where access region 36' of the capping layer 36 is to be formed ( Figure 12D); and then forming access region 36' on portion 38' of surface 40 and removing half mask 72' ( Figure 12E). As illustrated, half mask 72' can be arranged such that access region 36' overlaps slightly the source contact layer 45.
  • the forming of a capping layer mask 72 further comprises then forming a second half mask 72" exposing only a portion 38" of surface 40 where access region 36" of the capping layer 36 is to be formed ( Figure 12F), and then forming access region 36" on portion 38" of surface 40 and removing half mask 72" ( Figure 12G).
  • half mask 72" can be arranged such that access region 36" overlaps slightly drain contact layer 46. It is noted that removing half mask 72" causes the gate trench 42 to appear between access regions 36' and 36". The gate dimension in this process depends on both the size and alignment of portions 72', 72" of mask 72.
  • the method can then comprise finalizing HEMT 80, by filling gate trench 42 with gate conductor 44, eventually after forming a gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 (Figure 12H).
  • gate conductor 44 can be part of a "T- shaped gate” as shown in Figure 12G.
  • Figures 13A to 13J illustrate fabrication steps of a HEMT similar to the HEMT 85 of Figure 11.
  • the three first steps in Figures 13 A, 13B, 13C are identical to the three first steps of Figures 9A, 9B, 9C as detailed above.
  • mask 72 is removed and a contact layer mask 70 is formed above gate barrier 52, exposing only portions 47 of the N-polar surface 40 of channel 32 where the source and drain contact layers are to be formed ( Figure 13D).
  • the method further comprises forming source contact layer 45 and drain contact layer 46 on the exposed portions 47, and removing mask 70 ( Figure 13E).
  • the method then comprises, consistently with Figure 12, forming a first half mask 72' exposing only a portion 38' of surface 40 where access region 36' of the capping layer 36 is to be formed ( Figure 13F), and then forming access region 36' on portion 38' of surface 40 and removing half mask 72' ( Figure 13G).
  • half mask 72' can be arranged such that access region 36' overlaps slightly source contact layer 45 and contacts laterally gate barrier 52.
  • the method further comprises forming a second half mask 72" exposing only a portion 38" of surface 40 where access region 36" of the capping layer 36 is to be formed (Figure 13H), and then forming access region 36" on portion 38" of surface 40 and removing half mask 72" ( Figure 131).
  • half mask 72" can be arranged such that access region 36" overlaps slightly drain contact layer 46 and contacts laterally gate barrier 52. It is noted that removing half mask 72" causes the gate trench 42 to appear between access regions 36' and 36", with gate barrier 52 on the bottom of gate trench 42.
  • the method can then comprise finalizing HEMT 85, by filling gate trench 42 with gate conductor 44, eventually after forming an optional gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 ( Figure 13J).
  • gate conductor 44 can be part of a "T-shaped gate" as shown in Figure 13.
  • FIG 14 illustrates an embodiment of a HEMT 90 according to this presentation, which can be structurally identical to the HEMT 30 of Figure 2, except that instead of having a drain contact layer 46 on surface 40, HEMT 90 comprises a drain contact layer 46' formed on a portion 92 of a top surface of capping layer 36 arranged at a predetermined distance 94 from the gate 44.
  • the capping layer 36 of HEMT 90 can be longer on the drain side than the capping layer 36 of HEMT 30; and the portion of capping layer 36 between gate 44 and drain contact layer 46' forms a drain access region of HEMT 90.
  • a drain conductor 49 is formed on top of drain contact layer 46'.
  • the drain access region of HEMT 90 can allow electric fields to have higher breakdown voltage than in the drain access region of HEMT 30.
  • the drain access region of HEMT 90 can thus allow higher breakdown voltage and reduce dc-RF dispersion as the device is self-passivated by the capping layer 36.
  • the portions of capping layer 36 on the side of the source and on the side of the drain can be grown in the same way as respectively portions 36', 36" as detailed in relation with Figure 10, so as to have a lower doping level of capping layer 36 on the side of the drain.
  • FIG 15 illustrates an embodiment of a HEMT 96 according to this presentation, which can be structurally identical to the HEMT 50 of Figure 3, except that instead of having a drain contact layer 46 on surface 40, HEMT 96 comprises a drain contact layer 46" formed on a portion 98 of a top surface of capping layer 36 arranged at a predetermined distance 100 from the gate 44.
  • the capping layer 36 of HEMT 96 can be longer on the drain side than the capping layer 36 of HEMT 50; and the portion of capping layer 36 between gate 44 and drain contact layer 46" forms a drain access region of HEMT 96.
  • the drain access region of HEMT 96 can allow electric fields to have higher breakdown voltage than in the drain access region of HEMT 50.
  • the drain access region of HEMT 96 can thus allow higher breakdown voltage and reduce dc-RF dispersion as the device is self-passivated by the capping layer 36.
  • the portions of capping layer 36 on the side of the source and on the side of the drain can be grown in the same way as respectively portions 36', 36" as detailed in relation with Figure 10, so as to have a lower doping level of capping layer 36 on the side of the drain.
  • Figures 16 A to 16F illustrate steps of a fabrication method of the HEMT 90 of Figure 14.
  • a first step in Figure 16A of this method is identical to the first step of the method illustrated in Figure 8A.
  • the method further comprises forming on top of surface 40 a mask 102 masking portions 103, 104 of surface 40 that are destined to receive source contact layer 45 and gate 44, and exposing portions 105, 106 of surface 40 that are destined to receive capping layer 36 on both sides (source and drain) of where gate 44 will stand ( Figure 16B).
  • the method further comprises growing capping layer 36 on portions 105, 106 of surface 40, on both sides of where gate 44 will stand, and removing mask 102, thus exposing temporarily gate trench 42 (Figure 16C).
  • the method further comprises growing a contacts mask 70 above capping layer 36 on portions 105 of surface 40, above gate trench 42, and above a section of capping layer 36 on portion 106 of surface 40 so as to expose portion 92 of the top surface of capping layer 36 that is on portion 106 of surface 40 ( Figure 16D).
  • the method further comprises growing simultaneously source contact layer 45 on portion 103 of surface 40 and drain contact layer 46' on portion 92 of the top surface of capping layer 36, on portion 106 of surface 40, then removing mask 70 (Figure 16E). Removing mask 70 exposes gate trench 42.
  • the method can then comprise finalizing HEMT 90, by filling gate trench 42 with gate conductor 44, eventually after forming an optional gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 (Figure 16F).
  • gate conductor 44 can be part of a "T-shaped gate" as shown in Figure 16F.
  • Figures 17A to 17H illustrate fabrication steps of a HEMT similar to the HEMT 96 of Figure 15.
  • the three first steps, illustrated in Figures 17A, 17B, 17C, are identical to the three first steps illustrated in Figures 9A, 9B, 9C as detailed above.
  • mask 72 is not removed and mask 110 is formed, additionally masking a portion 103 of surface 40 destined to receive source contact layer 45 and exposing portions 105, 106 of surface 40 destined to receive capping layer 36 on both sides (source, drain) of gate barrier 52 ( Figure 17D).
  • the method further comprises growing capping layer 36 on portions 105, 106 of surface 40 on both sides of gate barrier 52, and removing masks 72 and 110 (Figure 17E).
  • the method further comprises growing a contacts mask 70 above capping layer 36 on portion 105 of surface 40, above gate barrier 52, and above a section of capping layer 36 on portion 106 of surface 40 so as to expose portion 92 of the top surface of capping layer 36 on portion 106 of surface 40 ( Figure 17F).
  • the method further comprises growing simultaneously source contact layer 45 on portion 103 of surface 40 and drain contact layer 46' on portion 92 of the top surface of capping layer 36 on portion 106 of surface 40, then removing mask 70 (Figure 17G). Removing mask 70 exposes gate barrier 52 in gate trench 42.
  • the method can then comprise finalizing HEMT 96, by filling gate trench 42 with gate conductor 44, eventually after forming an optional gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 (Figure 17H).
  • gate conductor 44 can be part of a "T-shaped gate" as shown in Figure 17H.
  • FIG 18 illustrates an embodiment of a HEMT 115 according to this presentation, which is essentially identical to HEMT 30 of Figure 2, except that instead of having a monolithic channel layer 32, HEMT 115 comprises a graded channel layer 118 (Specifically: a compositionally graded channel layer 118, whose composition (e.g., Al mole fraction in AlGaN) varies along its thickness).
  • a graded channel layer increases the vertical thickness of the two-dimensional electron gas and moves the centroid of charge away from the heterostructure interface. This allows the HEMT transconductance to remain high at broader range of drain currents, which increases device linearity and high- frequency operating range.
  • a graded channel is for example achieved by making a gradual transition from the AlGaN barrier layer to the GaN channel during epitaxial growth.
  • FIG 19 illustrates an embodiment of a HEMT 120 according to this presentation, which is essentially identical to HEMT 50 of Figure 3, except that instead of having a monolithic channel layer 32, HEMT 115 comprises a graded channel layer 118 such as described in Figure 18.
  • a graded channel layer increases the vertical thickness of the two-dimensional electron gas and moves the centroid of charge away from the heterostructure interface. This allows the HEMT transconductance to remain high at broader range of drain currents, which increases device linearity and high- frequency operating range.
  • a graded channel is achieved by making a gradual transition from the AlGaN barrier layer to the GaN channel during epitaxial growth.
  • Figures 20 A to 20F illustrate fabrication steps of the HEMT 115 of Figure 18.
  • the method of fabrication of HEMT 115 can be identical to the method of fabrication of HEMT 30, except that at the end of the first step ( Figure 20 A), a graded channel layer 118 is grown instead of channel layer 32. It is noted that HEMT 115, as shown in FIG. 18, does not comprise the optional gate dielectric 60 shown in Figure 20F.
  • Figures 21A to 21E illustrate fabrication steps of the HEMT 120 of Figure 19.
  • the method of fabrication of HEMT 120 can be identical to the method of fabrication of HEMT 50, except that at the end of the first step ( Figure 21 A), a graded channel layer 118 is grown instead of channel layer 32. It is noted that HEMT 120, as shown in FIG. 19, does not comprise the optional gate dielectric 60 shown in Figure 21E.
  • the regions not intended to see regrowth can be masked with SiO2 and regrowth can be performed by molecular beam epitaxy, before removing the SiO2 masks.
  • Alternate masks, growth techniques, and process flows can be used as well (for example SiN masks or metal-organic chemical vapor phase deposition growth).
  • the devices discussed here can use SiN gate dielectric under the gate metal, and optionally over the final regrowth cap layers as additional surface passivation, but alternate surface passivation or treatments may also be used.
  • Figure 22 illustrates HEMT 90 of Figure 14 and shows locations of interest used in Figures 23 A, 23B and 23C.
  • Figure 23 A illustrates energy band diagrams under the source
  • Figure 23B illustrates energy band diagrams under the gate
  • Figure 23C illustrates energy band diagrams under the drain of HEMT 90, at the locations indicated in Figure 22.
  • the asymmetric structure of HEMT 90 allows having low losses in the source, while self passivating the high-field drain access region, without compromising device breakdown.
  • the asymmetric structure is achieved by offsetting the gate towards the source, which reduces the gate-source distance and the source access resistance, as a result.
  • the source access resistance is a parasitic element that degrades HEMT performance, specifically the transconductance, the frequency figures of merit, the drain current, the output power, and the device efficiency. Reducing the source access resistance by offsetting the gate to the source improves each figure of merit.
  • Increasing the gate-drain spacing improves the device breakdown voltage, the operating voltage, and the device output power.

Landscapes

  • Junction Field-Effect Transistors (AREA)

Abstract

A HEMT comprising a channel layer of a first III-Nitride semiconductor material, grown on a N-polar surface of a back barrier layer of a second III-Nitride semiconductor material; the second III-Nitride semiconductor material having a larger band gap than the first III-Nitride semiconductor material, such that a positively charged polarization interface and two-dimensional electron gas is obtained in the channel layer; a passivation, capping layer, of said first III-Nitride semiconductor material, formed on top of and in contact with a first portion of a N-polar surface of said channel layer; a gate trench traversing the passivation, capping layer, and ending at said N-polar surface of said channel layer; and a gate conductor filling said gate trench.

Description

SELF-PASSIVATED NITROGEN-POLAR III-NITRIDE TRANSISTOR
CROSS-REFERENCE TO RELATED APPLICATIONS
[0001] The present application claims priority to, and the benefit of, U.S. Provisional Patent Application no. 63/071,912, filed August 28, 2020, and U.S. Non-provisional Patent Application no. 17/307,888 filed May 4, 2021, and entitled "Self-Passivated Nitrogen- Polar III-Nitride Transistor.
TECHNICAL FIELD
[0002] Embodiments of the present disclosure relate to High Electron Mobility Transistors made on the N-polar surface of a III-Nitride semiconductor, as well as methods of manufacturing thereof.
BACKGROUND
[0003] III-Nitride HEMTs, in particular GaN HEMTs, are being increasingly implemented in monolithic microwave integrated circuit (MMIC) amplifiers due to an outstanding combination of properties such as speed, output power, and efficiency for transmit applications, and linearity, noise figure, and RF input survivability for receive applications. Such HEMTs can be used in high-frequency and high-power applications such as: broadband transmitters for electronic warfare jamming, phased array radars, Ka-band missile seekers, satellite communication ground terminals, high-power devices for cellular base station applications, and high-voltage devices for switching applications. The vast majority of GaN HEMTs is reported to-date have utilized abase semiconductor crystal in the [0001], or gallium-polar (Ga-polar), crystallographic orientation. However, recent reports of [000-1] -oriented GaN HEMTs - so-called "N-polar" GaN - have shown tremendous potential for high-power, high-frequency RF performance. In particular, N- polar GaN HEMTs with recessed gates and GaN cap layers have produced record output power at millimeter-wave frequencies. See for example Wienecke, Steven, et al. "N-polar GaN cap MISHEMT with record power density exceeding 6.5 W/mm at 94 GHz." IEEE Electron Device Letters 38.3 (2017): 359-362; and Romanczyk, Brian, et al. "Demonstration of constant 8 W/mm power density at 10, 30, and 94 GHz in state-of-the-art millimeter-wave N-polar GaN MISHEMTs." IEEE Transactions on Electron Devices 65.1 (2017): 45-50; and also Guidry, Matthew, et al. "Demonstration of 30 GHz OIP3/PDC 10 dB by mm-Wave N-polar Deep Recess MISHEMTs" . University of California Santa Barbara United States, 2019.
[0004] High-frequency N-polar AlxGal-xN/GaN HEMTs known from the above references have a GaN channel layer formed on the N-polar surface of an AlxGal-xN barrier layer, and have a thick GaN cap layer above the channel layer that acts as a highly effective surface passivation layer to limit DC-to-RF dispersion and allows high output power, while a gate recess allows vertical scaling for high-frequency operation. These high frequency N-polar AlxGal-xN/GaN HEMTs also have a secondary, thin AlGaN etch stop layer above the channel layer and under the thick GaN cap. The thin etch stop is used to form the gate foot of these HEMTs, by accurately terminating a deep dry etch of the gate recess or trench in the capping material.
[0005] However, several disadvantages to incorporating this secondary AlGaN layer include: the formation of a secondary parasitic channel at the top secondary AlGaN layer /GaN cap layer interface in the access regions (between gate and source and between gate and drain); increased oxygen incorporation, alloy scattering and additional growth interrupts inherent to an additional Al-containing layer in the device structure; and channel charge depletion due to increased band bending at the secondary AlGaN layer. Moreover, the selectivity between the etch material and etch stop is not sufficiently high in etching systems, which prevents this process from being adopted in manufacturing. Thus, the thin AlGaN etch stop layer limits the performance of the known N-Polar HEMTs and is not an effective etch stop for practical use. SUMMARY
[0006] Embodiments of the present disclosure comprise improved high-frequency and power performance high-scaled millimeter wave (mmW) N-polar ALGai-xN/GaN HEMTs, as well as methods for fabricating same. Such HEMTs can be integrated in MMIC technology. Embodiments of the present disclosure avoid the problems of the abovedescribed HEMTs by altogether removing the thin etch stop layer from the layer structure in the access regions of the HEMT, and instead complete the device with an additive regrowth to insulate the channel from surface effects while maintaining a high aspect ratio. In addition to suppressing the detrimental effects of the etch stop layer under the access regions, secondary benefits of embodiments of this presentation include the elimination of etch damage under the gate foot and provide a manufacturable method of achieving the desired structure.
[0007] Embodiments of this presentation comprise, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 14, 15, 18, 19, a HEMT (for example 30; 50; 30'; 50'; 80; 85; 90; 96; 115; 120) comprising a channel layer (for example 32; 118) of a first III-Nitride semiconductor material, grown on a N-polar surface (for example 33) of a back barrier layer (for example 34) of a second III-Nitride semiconductor material; the second III-Nitride semiconductor material having a larger band gap than the first III-Nitride semiconductor material, such that a positively charged polarization interface and two-dimensional electron gas (for example 35) is obtained in the channel layer (for example 32; 118); a passivation, capping layer (for example 36; 36', 36"), of said first III-Nitride semiconductor material, formed on top of and in contact with a first portion (for example 38) of a N-polar surface (for example 40) of said channel layer (for example 32; 118); a gate trench (for example 42) traversing the passivation, capping layer (for example 36), and ending at said N-polar surface (for example 40) of said channel layer (for example 32; 118); and a gate conductor (for example 44) filling said gate trench (for example 42).
[0008] According to embodiments of this presentation, as illustrated for example in Figures 3, 5, 11, 15, 19 the HEMT (for example 50; 50'; 85; 96; 120) comprises a thin layer (for example 52) of a third III-Nitride semiconductor material in said gate trench (for example 42) between said gate conductor (for example 44) and said N-polar surface (for example 40) of said channel layer (for example 32, 118).
[0009] According to embodiments of this presentation, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 14, 15, 18, 19, said passivation, capping layer (for example 36; 36', 36"), is a layer grown on said first portion (for example 38) of said N-polar surface (for example 40) of said channel layer (for example 32; 118).
[0010] According to embodiments of this presentation, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 14, 15, 18, 19 said first III-Nitride semiconductor material is GaN and said second III-Nitride semiconductor material is AlGaN.
[0011] According to embodiments of this presentation, as illustrated for example in Figures 3, 5, 11, 15, 19 said third III-Nitride semiconductor material is one of AIN, InAlN, AlGaN and InAlGaN.
[0012] According to embodiments of this presentation, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 18, 19, the HEMT (for example 30; 50; 30'; 50'; 80; 85; 115; 120) comprises a source contact layer (for example 45) and a drain contact layer (for example 46) of a fourth III-Nitride semiconductor, formed on a second portion (for example 47) of said N-polar surface (for example 40) of said channel layer (for example 32; 118) on opposite sides of said gate trench (for example 42).
[0013] According to embodiments of this presentation, as illustrated for example in Figures 10, 11, in the HEMT (for example 80; 85) the channel layer (for example 32) has a first doping level and the source (for example 45) and drain (for example 46) contact layers have a second doping level larger than the first doping level, wherein: a source access region of said passivation, capping layer (for example 36'), arranged between the source contact layer (for example 45) and the gate trench (for example 42), has a third doping level whose magnitude is between those of the first and second doping levels; and a drain access region of said passivation, capping layer (for example 36"), arranged between the drain contact layer (for example 46) and the gate trench (for example 42), has the first doping level.
[0014] According to embodiments of this presentation, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 18, 19, in the HEMT (for example 30; 50; 30'; 50'; 80; 85; 115; 120) said source contact layer (for example 45) and said drain contact layer (for example 46) are layers grown on said second portion of said N-polar surface (for example 40) of said channel layer (for example 32; 118).
[0015] According to embodiments of this presentation, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 18, 19, the HEMT (for example 30; 50; 30'; 50'; 80; 85; 115; 120) comprises a source conductor (for example 48) and a drain conductor (for example 49) in contact with respectively said source contact layer (for example 45) and said drain contact layer (for example 46).
[0016] According to embodiments of this presentation, as illustrated for example in Figures 2, 3, 4, 5, 7, 10, 11, 18, 19, in the HEMT (for example 30; 50; 30'; 50'; 80; 85; 115; 120), said fourth III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN. [0017] According to embodiments of this presentation, as illustrated for example in Figures 14; 15, the HEMT (for example 90; 96) comprises a source contact layer (for example 45) of a fourth III-Nitride semiconductor, formed on a second portion of said N- polar surface (for example 40) of said channel layer (for example 32) on a first side of said gate trench (for example 42); and a drain contact layer (for example 46', 46") of said fourth III-Nitride semiconductor, formed on a portion (for example 92; 98) of a top surface of said passivation, capping layer (for example 36), on a second side of said gate trench (for example 42) opposite said first side of said gate trench.
[0018] According to embodiments of this presentation, as illustrated for example in Figures 14, 15, in the HEMT (for example 90; 96), said channel layer (for example 32) has a first doping level and said source (for example 45) and drain (for example 46'; 46") contact layers have a second doping level larger than the first doping level, wherein: a source access region of said passivation, capping layer (for example 36), arranged between the source contact layer (for example 45) and the gate trench (for example 42), has a third doping level comprised between the first and second doping levels (i.e. a third doping level whose magnitude is between those of the first and second doping levels); and a drain access region of said passivation, capping layer (for example 36), arranged between under the drain contact layer and the gate trench, has the first doping level.
[0019] According to embodiments of this presentation, as illustrated for example in Figures 14, 15, in the HEMT (for example 90; 96), said source contact layer (for example 45) and said drain contact layer (for example 46'; 46") are layers grown respectively on said second portion of said N-polar surface (for example 40) of said channel layer (for example 32) and on said portion (for example 92, 98) of a top surface of said capping layer. [0020] According to embodiments of this presentation, as illustrated for example in Figures 14, 15, the HEMT (for example 90; 96) comprises a source conductor (for example 48) and a drain conductor (for example 49) in contact with respectively said source contact layer (for example 45) and said drain contact layer (for example 46'; 46").
[0021] According to embodiments of this presentation, as illustrated for example in Figures 14, 15, in the HEMT (for example 90; 96), said fourth III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
[0022] According to embodiments of this presentation, as illustrated for example in figures 4; 5; 7, in the HEMT (for example 30'; 50')/ a gate insulator layer (for example 60) lines the side and bottom of said gate conductor (for example 44) in said gate trench (for example 42).
[0023] Other embodiments of this presentation relate to the following concepts:
[0024] Concept 1. A method of manufacturing a HEMT, the method comprising:
-(as for example illustrated in Figures 8A, 20A), forming a channel layer (for example 32; 118) of a first III-Nitride semiconductor material on a N-polar surface of a back barrier layer (for example 34) of a second III- Nitride semiconductor material, said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58);
-(as for example illustrated in Figures 8B, 20B), forming a source contact layer (for example 45) and a drain contact layer (for example 46) of a third III-Nitride semiconductor on a first portion (for example 47) of a N-polar surface (for example 40) of the channel layer (for example 32), by:
-forming on said N-polar surface (for example 40) of the channel layer a contacts mask (for example 70) exposing said first portion (for example 47) of said N-polar surface (for example 40) of the channel layer, but masking a second portion (for example) 38 of said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figures 8C, 20C), growing said source contact layer (for example 45) and said drain contact layer (for example 46) on said first portion (for example 47) of said N-polar surface (for example) 40 of the channel layer; and -removing said contacts mask (for example 70), thus exposing said second portion (for example 38) of said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 8D, 20D) forming a capping layer mask (for example 72) on top of at least a portion of said source contact layer (for example 45) and said drain contact layer (for example 46) and on top of a gate region (for example 74) of said N-polar surface (for example) 40 of the channel layer, located within said second portion (for example 38) of said N-polar surface (for example) 40 of the channel layer, thus exposing a part of said second portion (for example 38) of said N-polar surface (for example) 40 of the channel layer;
-(as for example illustrated in Figure 8E, 20E), growing a capping layer (for example 36) of said first III-Nitride semiconductor material on top of and in contact with the exposed part of the second portion (for example 38) of said N-polar surface (for example) 40 of the channel layer, said capping layer (for example 36) contacting at least side edges of said source contact layer (for example 45) and said drain contact layer (for example 46); and removing said capping layer mask (for example 72), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 8F, 20F), filling said gate trench (for example 42) with a gate conductor (for example 44); and
-forming a source conductor (for example 48) and a drain conductor (for example 49) respectively on top of said source contact layer (for example 45) and said drain contact layer (for example 46).
[0025] Concept 2. The method of Concept 1, wherein said first epitaxial structure (54, 56, 58) comprises a buffer layer (for example 58) formed on top of a nucleation layer (for example 56) formed on top of a substrate (for example 54).
[0026] Concept 3. The method of Concept 1, wherein (as illustrated for example in Figure 8D; 20D) said capping layer mask (for example 72) is arranged to expose a portion of said source contact layer (for example 45) and a portion of said drain contact layer (for example 46) neighboring said exposed part of said second portion (for example 38) of said N-polar surface (for example) 40 of the channel layer, whereby (as illustrated for example in Figure 8E) said capping layer (for example 36) contacts said portion of said source contact layer (for example 45) and said portion of said drain contact layer (for example 46).
[0027] Concept 4. The method of Concept 1, wherein (as illustrated for example in Figure 8F; 20F) said filling said gate trench (for example 42) with a gate conductor (for example 44) is done after forming a gate dielectric (for example 60) on the bottom and edges of the gate trench (for example 42).
[0028] Concept 5. The method of Concept 1, wherein (as illustrated for example in Figure 20A) said channel layer is a graded channel layer (for example 118). In particular, the graded channel layer is a compositionally graded channel layer whose composition (e.g., Al mole fraction in AlGaN) varies along its thickness/height.
[0029] Concept 6. The method of Concept 1, wherein said first III-Nitride semiconductor material is GaN, said second III-Nitride semiconductor material is AlGaN, and said third III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
[0030] Concept 7. A method of manufacturing a HEMT, the method comprising:
-(as for example illustrated in Figures 12A, 13A), forming a channel layer (for example 32) of a first III-Nitride semiconductor material on a N-polar surface of a back barrier layer (for example 34) of a second III- Nitride semiconductor material, said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58); -(as for example illustrated in Figures 12B, 13D), forming a source contact layer (for example 45) and a drain contact layer (for example 46) of a third III-Nitride semiconductor on a first portion (for example 47) of a N-polar surface (for example 40) of the channel layer (for example 32), by:
-forming on said N-polar surface (for example 40) of the channel layer a contacts mask (for example 70) exposing said first portion (for example 47) of said N-polar surface (for example 40) of the channel layer, but masking a second portion (for example) 38 of said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figures 12C, 13E), growing said source contact layer (for example 45) and said drain contact layer (for example 46) on said first portion (for example 47) of said N-polar surface (for example) 40 of the channel layer; and -removing said contacts mask (for example 70), thus exposing said second portion (for example 38) of said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 12D, 13F) forming a first capping layer mask (for example 72') on top of at least a portion of said source contact layer (for example 45) and covering completely said drain contact layer (for example 46) and a gate region of said N-polar surface (for example) 40 of the channel layer, located within said second portion (for example 38) of said N-polar surface (for example) 40 of the channel layer, thus exposing a first part of said second portion (for example 38') of said N-polar surface (for example) 40 of the channel layer, between said gate region and said source contact layer (for example 45);
-(as for example illustrated in Figure 12E, 13G), growing a first portion of capping layer (for example 36') of said first III-Nitride semiconductor material on top of and in contact with the exposed first part of the second portion (for example 38') of said N-polar surface (for example 40) of the channel layer, said first portion of capping layer (for example 36') contacting at least side edges of said source contact layer (for example 45); and removing said first capping layer mask (for example 72');
-(as for example illustrated in Figure 12F, 13H) forming a second capping layer mask (for example 72") on top of at least a portion of said drain contact layer (for example 46) and covering completely said source contact layer (for example 45) and said gate region of said N-polar surface (for example) 40 of the channel layer, thus exposing a second part of said second portion (for example 38") of said N-polar surface (for example) 40 of the channel layer, between said gate region and said drain contact layer (for example 46);
-(as for example illustrated in Figure 12G, 131), growing a second portion of capping layer (for example 36") of said first III-Nitride semiconductor material on top of and in contact with the exposed second part of the second portion (for example 38") of said N-polar surface (for example 40) of the channel layer, said second portion of capping layer (for example 36") contacting at least side edges of said drain contact layer (for example 46); and removing said second capping layer mask (for example 72"), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36', 36") and ends at said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 12H, 13J), filling said gate trench (for example 42) with a gate conductor (for example 44); and
-forming a source conductor (for example 48) and a drain conductor (for example 49) respectively on top of said source contact layer (for example 45) and said drain contact layer (for example 46).
[0031] Concept 8. The method of Concept 7, wherein said first epitaxial structure (54, 56, 58) comprises a buffer layer (for example 58) formed on top of a nucleation layer (for example 56) formed on top of a substrate (for example 54).
[0032] Concept 9. The method of Concept 7, wherein (as illustrated for example in Figures 12D and 12F) said first and second capping layer masks (for example 72', 72") are arranged to expose a portion of said source contact layer (for example 45) and a portion of said drain contact layer (for example 46) neighboring said exposed parts of said second portion (for example 38', 38") of said N-polar surface (for example) 40 of the channel layer, whereby (as illustrated for example in Figure 12G) said capping layer (for example 36', 36") contacts said portion of said source contact layer (for example 45) and said portion of said drain contact layer (for example 46). [0033] Concept 10. The method of Concept 7 , wherein (as illustrated for example in Figure 12H) said filling said gate trench (for example 42) with a gate conductor (for example 44) is done after forming a gate dielectric (for example 60) on the bottom and edges of the gate trench (for example 42).
[0034] Concept 11. The method of Concept 7 , further comprising (as illustrated for example in Figures 13A, 13B, 13C) growing a gate barrier layer (for example 76) of a fourth III-Nitride semiconductor on top of said N-polar surface (for example 40) of the channel layer (for example 32) after forming said channel layer; and, with a gate mask (for example 72), removing said gate barrier layer (for example 76) from said N-polar surface (for example) 40 of the channel layer except above said gate region, whereby said gate barrier layer covers the bottom of said gate trench (for example 42).
[0035] Concept 12. The method of Concept 7, wherein said first III-Nitride semiconductor material is GaN, said second III-Nitride semiconductor material is AlGaN, and said third III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
[0036] Concept 13. The method of claim Concept 11, wherein said first III-Nitride semiconductor material is GaN, said second III-Nitride semiconductor material is AlGaN, said third III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN, and said fourth III-Nitride semiconductor is AlGaN.
[0037] Concept 14. The method of claim 7, wherein the channel layer (for example 32) has a first doping level and the source (for example 45) and drain (for example 46) contact layers have a second doping level larger than the first doping level, wherein: a source access region of said passivation, capping layer (for example 36'), arranged between the source contact layer (for example 45) and the gate trench (for example 42), has a third doping level whose magnitude is between those of the first and second doping levels; and a drain access region of said passivation, capping layer (for example 36"), arranged between the drain contact layer (for example 46) and the gate trench (for example 42), has the first doping level.
[0038] Concept 15. A method of manufacturing a HEMT, the method comprising:
-(as for example illustrated in Figures 16A), forming a channel layer (for example 32) of a first III-Nitride semiconductor material on a N-polar surface of a back barrier layer (for example 34) of a second III- Nitride semiconductor material, said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58); -(as for example illustrated in Figures 16B), forming a capping layer mask (for example
102) masking a gate region (for example 104) and a source contact region (for example
103) of a N-polar surface (for example 40) of the channel layer (for example 32), thus leaving exposed a first portion (for example 105) of said N-polar surface (for example 40) of the channel layer, between said gate region and said source contact region, and a second portion (for example 106) of said N-polar surface (for example 40) of the channel layer, on a side of said gate region opposite said source contact region;
-(as for example illustrated in Figure 16B), growing a capping layer (for example 36) of said first III-Nitride semiconductor material on top of and in contact with the exposed portions (for example 105, 106) of said N-polar surface (for example) 40 of the channel layer, and removing said capping layer mask (for example 72), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N- polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 16D), forming a contacts mask (for example 70) above the gate trench and most of the capping layer (for example 36) such as to expose said source contact region (for example 103) as well as a portion of the capping layer (for example 92) distal from said gate recess; -(as for example illustrated in Figure 16E), forming a source contact layer (for example 45) on said source contact region (for example 103) and forming a drain contact layer (for example 46') on top of the exposed portion of the capping layer (for example 92), and removing the contacts mask, thus exposing the gate trench (for example 42); and
-(as for example illustrated in Figure 16F) forming a source conductor (for example 48) and a drain conductor (for example 49) respectively on top of said source contact layer (for example 45) and said drain contact layer (for example 46')/ and filling the gate trench (for example 42) with a conductor (for example 44).
[0039] Concept 16. The method of Concept 15, wherein said first epitaxial structure (54, 56, 58) comprises a buffer layer (for example 58) formed on top of a nucleation layer (for example 56) formed on top of a substrate (for example 54).
[0040] Concept 17. The method of Concept 15, wherein (as illustrated for example in Figure 16F) said filling said gate trench (for example 42) with a gate conductor (for example 44) is done after forming a gate dielectric (for example 60) on the bottom and edges of the gate trench (for example 42).
[0041] Concept 18. The method of Concept 15, wherein said first III-Nitride semiconductor material is GaN, said second III-Nitride semiconductor material is AlGaN, and said third III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
[0042] Concept 19. A method of manufacturing a HEMT, the method comprising:
-(as for example illustrated in Figures 17 A), forming a channel layer (for example 32) of a first III-Nitride semiconductor material on a N-polar surface of a back barrier layer (for example 34) of a second III- Nitride semiconductor material, said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58), and forming a gate barrier layer (for example 76) of a third III-Nitride semiconductor on top of said N-polar surface (for example 40) of the channel layer (for example 32) -(as for example illustrated in Figure 17B), forming a gate mask (for example 72) exposing said gate barrier layer (for example 76) except above a gate region of said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 17C), removing said gate barrier layer (for example 76) from said N-polar surface (for example) 40 of the channel layer except above said gate region;
-(as for example illustrated in Figures 17D), forming a capping layer mask (for example 110) masking a source contact region (for example 103) of said N-polar surface (for example 40) of the channel layer, thus leaving exposed a first portion (for example 105) of said N-polar surface (for example 40) of the channel layer, between said gate region and said source contact region, and a second portion (for example 106) of said N-polar surface (for example 40) of the channel layer, on a side of said gate region opposite said source contact region;
-(as for example illustrated in Figure 17E), growing a capping layer (for example 36) of said first III-Nitride semiconductor material on top of and in contact with the exposed portions (for example 105, 106) of said N-polar surface (for example) 40 of the channel layer, and removing said gate mask (for example 72) and said capping layer mask (for example 110), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N-polar surface (for example 40) of the channel layer, wherein a portion (for example 52) of said gate barrier layer lies at the bottom of said gate trench (for example 42);
-(as for example illustrated in Figure 17F), forming a contacts mask (for example 70) above the gate trench and most of the capping layer (for example 36) such as to expose said source contact region (for example 103) as well as a portion of the capping layer (for example 92) distal from said gate recess; -(as for example illustrated in Figure 17G), forming a source contact layer (for example 45) on said source contact region (for example 103) and forming a drain contact layer (for example 46') on top of the exposed portion of the capping layer (for example 92), and removing the contacts mask, thus exposing the gate trench (for example 42); and
-(as for example illustrated in Figure 17H) forming a source conductor (for example 48) and a drain conductor (for example 49) respectively on top of said source contact layer (for example 45) and said drain contact layer (for example 46')/ and filling the gate trench (for example 42) with a conductor (for example 44).
[0043] Concept 20. The method of Concept 19, wherein said first epitaxial structure (54, 56, 58) comprises a buffer layer (for example 58) formed on top of a nucleation layer (for example 56) formed on top of a substrate (for example 54).
[0044] Concept 21. The method of Concept 19, wherein (as illustrated for example in Figure 16F) said filling said gate trench (for example 42) with a gate conductor (for example 44) is done after forming a gate dielectric (for example 60) on the bottom and edges of the gate trench (for example 42).
[0045] Concept 22. The method of Concept 19, wherein said first III-Nitride semiconductor material is GaN, said second III-Nitride semiconductor material is AlGaN, and said third III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
[0046] Concept 23. A method of manufacturing a HEMT, the method comprising:
-(as for example illustrated in Figure 9A; 21A), forming a channel layer (for example 32; 118) of a first III-Nitride semiconductor material on a N-polar surface of a back barrier layer (for example 34) of a second III- Nitride semiconductor material, said back barrier layer having been formed on a top surface of a first epitaxial structure (for example 54, 56, 58); -(as for example illustrated in Figure 9B; 21B) forming a capping layer mask (for example 72) on top of a gate region (for example 74) of said N-polar surface (for example) 40 of the channel layer, thus exposing a first portion of said N-polar surface (for example) 40 of the channel layer;
-(as for example illustrated in Figure 9D; 21D), growing a capping layer (for example 36) of said first III-Nitride semiconductor material on top of and in contact with the exposed first portion of said N-polar surface (for example) 40 of the channel layer; and removing said capping layer mask (for example 72), thus forming a gate trench (for example 42) that traverses said capping layer (for example 36) and ends at said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 9E; 21E), forming a source contact layer (for example 45) and a drain contact layer (for example 46) of a third III-Nitride semiconductor on distal parts of said first portion of said N-polar surface (for example 40) of the channel layer, by:
-forming on said gate trench (for example 42) and on proximal parts of said capping layer (for example 36) a contacts mask (for example 70) exposing distal parts of said capping layer (for example 36);
-(as for example illustrated in Figure 9F; 21F), etching away said distal parts of said capping layer (for example 36), thus exposing said distal parts of said first portion of said N-polar surface (for example 40) of the channel layer;
-(as for example illustrated in Figure 9G; 21G), growing said source contact layer (for example 45) and said drain contact layer (for example 46) on said distal parts of said first portion of said N-polar surface (for example 40) of the channel layer; and
-removing said contacts mask (for example 70), thus exposing again said gate trench (for example 42); -(as for example illustrated in Figure 9H; 21H), filling said gate trench (for example 42) with a gate conductor (for example 44); and
-forming a source conductor (for example 48) and a drain conductor (for example 49) respectively on top of said source contact layer (for example 45) and said drain contact layer (for example 46).
[0047] Concept 24. The method of Concept 23, further comprising growing a gate barrier layer (for example 76) of a fourth III-Nitride semiconductor on top of said channel layer (for example 32) before said forming a capping layer mask (for example 72), whereby said gate barrier layer covers the bottom of said gate trench (for example 42).
[0048] Concept 25. The method of Concept 23, wherein said first epitaxial structure (54, 56, 58) comprises a buffer layer (for example 58) formed on top of a nucleation layer (for example 56) formed on top of a substrate (for example 54).
[0049] Concept 26. The method of Concept 23, wherein (as illustrated for example in Figure 9H; 21H) said filling said gate trench (for example 42) with a gate conductor (for example 44) is done after forming a gate dielectric (for example 60) on the bottom and edges of the gate trench (for example 42).
[0050] Concept 27. The method of Concept 23, further comprising (as illustrated for example in Figures 21A, 21B, 21C) growing a gate barrier layer (for example 76) of a fourth III-Nitride semiconductor on top of said N-polar surface (for example 40) of the channel layer (for example 118) after forming said channel layer; and, with a gate mask (for example 72), removing said gate barrier layer (for example 76) from said N-polar surface (for example) 40 of the channel layer except above said gate region, whereby said gate barrier layer covers the bottom of said gate trench (for example 42).
[0051] Concept 28. The method of Concept 23, wherein (as illustrated for example in Figure 21A) said channel layer is a graded channel layer (for example 118). In particular, the graded channel layer is a compositionally graded channel layer whose composition (e.g., Al mole fraction in AlGaN) varies along its thickness/height
[0052] Concept 29. The method of Concept 23, wherein said first III-Nitride semiconductor material is GaN, said second III-Nitride semiconductor material is AlGaN, and said third III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN, and said fourth III-Nitride semiconductor is AlGaN.
[0053] Concept 30. The method of Concept 27, wherein said first III-Nitride semiconductor material is GaN, said second III-Nitride semiconductor material is AlGaN, said third III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN, and said fourth III-Nitride semiconductor is AlGaN.
[0054] This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description.
BRIEF DESCRIPTION OF THE DRAWINGS
[0055] Various embodiments in accordance with the present disclosure will be described with reference to the drawings, in which:
[0056] Figure 1A illustrates a known N-polar HEMT.
[0057] Figures IB to ID illustrate a known N-polar HEMT and some of its energy bands.
[0058] Figure 2 illustrates an embodiment of a HEMT according to this presentation.
[0059] Figure 3 illustrates an embodiment of a HEMT according to this presentation.
[0060] Figure 4 illustrates an embodiment of the HEMT of Figure 2.
[0061] Figure 5 illustrates an embodiment of the HEMT of Figure 3.
[0062] Figures 6A and 6B show band diagram simulations through an access region of a HEMT according to embodiments of this presentation.
[0063] Figure 7 shows the location of the access region used for generating Figure 6. [0064] Figures 8A to 8F illustrate fabrication steps of the HEMT of Figure 4.
[0065] Figures 9A to 9H illustrate fabrication steps of the HEMT of Figure 5.
[0066] Figure 10 illustrates an embodiment of a HEMT according to this presentation.
[0067] Figure 11 illustrates an embodiment of a HEMT according to this presentation.
[0068] Figures 12A to 12H illustrate fabrication steps of the HEMT of Figure 10.
[0069] Figures 13 A to 13J illustrate fabrication steps of the HEMT of Figure 11.
[0070] Figure 14 illustrates an embodiment of a HEMT according to this presentation.
[0071] Figure 15 illustrates an embodiment of a HEMT according to this presentation.
[0072] Figures 16A to 16F illustrate fabrication steps of the HEMT of Figure 14.
[0073] Figures 17A to 17G illustrates fabrication steps of the HEMT of Figure 15.
[0074] Figure 18 illustrates an embodiment of a HEMT according to this presentation.
[0075] Figure 19 illustrates an embodiment of a HEMT according to this presentation.
[0076] Figures 20A to 20F illustrate fabrication steps of the HEMT of Figure 18.
[0077] Figures 21A to 21H illustrate fabrication steps of the HEMT of Figure 19.
[0078] Figure 22 illustrates the HEMT of Figure 14 and shows locations of interest used in Figure 23.
[0079] Figures 23A to 23C illustrate energy band diagrams at the locations of interest shown in Figure 22.
[0080] The figures are drawn to clearly illustrate the relevant aspects of the embodiments and are not necessarily drawn to scale.
DETAILED DESCRIPTION OF EMBODIMENTS
[0081] In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which are shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that structural, logical and electrical changes may be made without departing from the spirit and scope of the invention. The following detailed description is therefore not to be taken in a limiting sense, and the scope of the invention is defined only by the appended claims and equivalents thereof. Like numbers in the figures refer to like components, which should be apparent from the context of use.
[0082] Figure 1A illustrates a known N-polar HEMT 10 using a dielectric passivation capping layer 11 (SiN illustrated). While specially developed dielectric passivation somewhat improves the performance of GaN HEMTs, it does not eliminate dc-RF dispersion (also known as current collapse) and results in reduced HEMT output power at any operating frequency. Moreover, dielectric passivation and field plates— which are used to reduce dc-RF dispersion in low-frequency GaN HEMTs— are detrimental to the performance of high-frequency GaN HEMTs. The highly scaled GaN HEMTs used in high-frequency applications are particularly sensitive to surface conditions. Dielectric passivation in GaN HEMTs only mitigates— but does not eliminate— the detrimental dc- RF dispersion in the performance of the HEMT at any frequency. An effective method of eliminating dc-RF dispersion is replacing a dielectric passivation capping layer with semiconductor passivation capping layer.
[0083] Figure IB illustrates a known N-polar HEMT 12 using a semiconductor passivation 13 (GaN illustrated) to address the shortcomings of the HEMT 10 illustrated in Figure 1A. In order to stop the gate trench etching from etching the channel layer 14 (GaN illustrated), an etch stop layer (I) made out of another semiconductor (AlGaN illustrated) is formed on top of the channel 14. Figure 1C illustrates the energy band diagrams at equilibrium in the gate recessed region and Figure ID illustrates the energy band diagrams in the drain access region, i.e. between the gate and drain. As illustrated in Figures IB and ID, the (AlGaN) etch stop layer (reference I, Figure IB) pulls up (reference II, Figure ID) the conduction band, thus depleting the 2DEG/channel of the HEMT. Further, the (AlGaN) etch stop layer (reference I, Figure IB) creates a parasitic electron channel (reference III, Figure ID) that can detrimentally affect the performance of the HEMT.
[0084] Figure 2 illustrates an embodiment of a HEMT 30 according to this presentation, comprising a channel layer 32 of a first III-Nitride semiconductor material (e.g. GaN), grown on a N-polar surface 33 of a back barrier layer 34 of a second III-Nitride semiconductor material (e.g. AlGaN). According to an embodiment of this presentation, the second III-Nitride semiconductor material (e.g. AlGaN) has a larger band gap than the first III-Nitride semiconductor material (e.g. GaN), such that a positively charged polarization interface and two-dimensional electron gas 35 is obtained in the channel layer 32. According to embodiments of this presentation, the back barrier 34 can be any coherently strained layer (i.e. a layer so thin that lattice constant mismatches do not result in lattice mismatch crystal defects but are contained by lattice stretching.), or combination of coherently strained layers. According to embodiments of this presentation, in case the first III-Nitride semiconductor material comprises GaN, the back barrier 34 can be composed of any Al containing Ill-nitride material and of larger band gap than GaN such that a positively charged polarization interface and two dimensional electron gas 35 is obtained in the channel 32 above the interface of the back barrier 34 with the GaN channel 32. According to embodiments of this presentation, channel 32 can be formed atop the back barrier layer as a final layer of an initial epitaxial structure growth. According to embodiments of this presentation, as channel layer 32 is grown on a N-polar surface 33 of back barrier layer 34, a top surface 40 of channel layer 32 is also a N-polar surface.
[0085] According to an embodiment of this presentation, HEMT 30 further comprises a capping layer 36 ("regrowth A") of said first III-Nitride semiconductor material, formed on top of and in contact with a first portion 38 of N-polar surface 40 of channel layer 32. According to an embodiment of this presentation, HEMT 30 further comprises: a gate trench 42 traversing the capping layer 36 and ending at the N-polar surface 40 of the channel layer 32; and a gate conductor 44 filling gate trench 42. According to embodiments of this presentation, the material described as AlGaN is effectively an Al(x)Ga(l-x)N material. According to embodiments of this presentation, the regrown capping layer 36 functions to passivate surface traps, to prevent DC-to-RF dispersion, to increase 2DEG density in underlying epitaxial layers, and to prevent oxidation of underlying Al-containing layers.
[0086] According to embodiments of this presentation, an "N-polar" face or surface of a Ill-ni tride semiconductor layer is the Nitrogen-polar face of the III-Nitride semiconductor layer. According to embodiments of this presentation, HEMT 30 further comprises a source (ohmic) contact layer 45 and a drain (ohmic) contact layer 46 of a further III-Nitride semiconductor, formed on a second portion 47 of the N-polar surface 40 of channel layer 32, beyond first portion 38, on opposite sides of gate trench 42. According to embodiments of this presentation, HEMT 30 further comprises a source conductor 48 and a drain conductor 49 in contact with respectively the source contact layer 45 and the drain contact layer 46. According to embodiments of this presentation, the further III-Nitride semiconductor material forming contact layers 45 and 46 is n+ doped GaN or n+ doped InGaN. As detailed hereafter, according to embodiments of this disclosure, the n+ doping concentration of the ohmic contact regions 45 and 46 can be comprised between 1 x 10A19 and 9 x 10A20 cm-3 (one times 10 to the power 19 to 9 times 10 to the power 20 per cubic cm).
[0087] According to embodiments of this presentation, the gate conductor 44 is part of a "T-shape" gate structure (or "T-gate") as for example illustrated in Figure 4 hereafter, where a top portion of the gate structure (gate head) is broader than a middle portion of the gate structure. Optionally, the gate structure may also consist of a "y-gate" ("y" shape) as for example illustrated in Figure 3. According to embodiments of this presentation, the gate structure comprises a Pt/Au or a Ni/Au structure, or any other metallization layer used for manufacturing the HEMT. According to embodiments of this disclosure, the back barrier layer 34 of HEMT 30 can be formed on a N-polar surface 53 of a substrate 54. Substrate 54 can be SiC or Si, sapphire, GaN, AIN, diamond.
[0088] Figure 3 illustrates an embodiment of a HEMT 50 according to this presentation, which is essentially identical to HEMT 30 of Figure 2, but which additionally comprises a thin layer 52 ("gate barrier") of a still further III-Nitride semiconductor material (for example one of AIN, InAlN, AlGaN and InAlGaN) in the gate trench 42 between the gate conductor 44 and the N-polar surface 40 of the channel layer 32. According to embodiments of this presentation, gate barrier 52 is a coherently-strained epitaxial layer. According to embodiments of this presentation, gate barrier 52 improves the channel mobility and the blocking of charge from the gate. According to embodiments of this disclosure, the back barrier layer 34 of HEMT 50 can be formed on a N-polar surface 53 of a substrate 54. Substrate 54 can be SiC or Si, sapphire, GaN, AIN, diamond. According to embodiments of this presentation, a nucleation layer (not shown in Figures 2 or 3) can be formed on top of and in contact with the N-polar surface 53 of the substrate 54, and a buffer layer (not shown in Figures 2 or 3) can be formed on top of and in contact with the nucleation layer below the barrier layer 34. [0089] Figure 4 illustrates an embodiment of a HEMT 30' similar to HEMT 30 of Figure 2, additionally showing a nucleation layer 56 formed on top of and in contact with the ipolar surface 53 of the substrate 54, and a buffer layer 58 formed on top of and in contact with the nucleation layer 56, before forming the barrier layer 34 on top of and in contact with the buffer layer 58. HEMT 30' can optionally comprise a gate dielectric / insulator layer 60 that lines at least the sides and bottom of the gate conductor 44 in the gate trench. Optionally, the insulator layer 60 can also cover the top surface of the cap layer 36. According to embodiments of this presentation, gate dielectric 60 can comprise a layer of SiN or A12O3, or of AIN, HfO2, SiO2, or some combination thereof.
Figure 5 illustrates a HEMT 50' similar to the HEMT 50 of Figure 3, additionally showing a nucleation layer 56 formed on top of and in contact with the N-polar surface 53 of the substrate 54, and a buffer layer 58 formed on top of and in contact with the nucleation layer 56 before forming the barrier layer 34 on top of and in contact with the buffer layer 58. HEMT 50' can optionally comprise a gate dielectric / insulator layer 60 as the one described in relation with Figure 4.
[0090] Figures 6A and 6B show band diagram simulations through an access region (region between gate and source, simulations made at the dashed line mark A-A' illustrated in Figure 7) of a HEMT 30' according to embodiments of this presentation. Band diagrams are shown for three different GaN cap thicknesses (10, 20, and 40 nm) and three different Si delta-doping levels (1019 cm-3, 5. 1019 cm-3 and 1020 cm-3). As illustrated in Figure 6A, both the Si delta doping and the thickness of the regrowth layer A (GaN cap) shape the electric field in the channel access region in a manner that for example increases charge during de conditions. Figure 6B illustrates the changes of the charge in a portion of the access region. The result of increased charge is a reduction in parasitic access resistance and an increase in drain current. The increased charge from electric field shaping also screens the effect of the traps that cause undesirable current collapse during operation. The net result of this electric field shaping is higher device output power.
[0091] As illustrated in Figures 6 A and 6B, and because there is no semiconductor (AlGaN) etch stop to pull up the conduction band, contrary to what happened in the prior art HEMT of e.g. Figure IB, a HEMT according to this presentation shows a higher 2DEG density in the access regions relative to the prior art, which allows increasing the current and power in the device. As outlined above, Si delta doping may be used at the termination of the GaN channel layer of the initial epitaxial structure or at the beginning of a regrowth step to intentionally shape the electric fields near the channel and in the access regions near the gate. Delta-Doping is a technique, usually used in MOCVD growth, that can be used to get thin layers of high dopant concentration or, if combined with annealing, to get homogeneous doping with very high dopant concentration. A delta-doping procedure can consist of multiple growth steps, where the host material and dopant sources are opened intermittently. Process variants leave the host material source open all the time and just open/close the dopant source. This process allows obtaining relatively thick nominally undoped layers interrupted by relatively thin layers with very high dopant concentration.
[0092] Figure 7 shows with a dashed line A- A' the location of the access region of a HEMT 30' according to this presentation, used for generating the band diagram simulations of Figures 6A and 6B.
[0093] Figures 8 A to 8F illustrate steps of a method of fabrication of the HEMT 30' of Figure 4, the method including: forming channel layer 32 (of the first III-Nitride semiconductor material) on the N-polar surface of back barrier layer 34 (of the second III- Nitride semiconductor material), itself formed on the substrate 54 and eventually buffer layer 58 and nucleation layer 56. According to embodiments of this presentation, these first steps equate to forming a first epitaxial structure (Figure 8A).
[0094] According to embodiments of this presentation, the method further comprises forming source contact layer 45 and drain contact layer 46 (of the fourth III-V semiconductor) on a portion 47 of the N-polar surface 40 of the channel layer 32, by forming on said N-polar surface 40 a contacts mask 70 exposing said portion 47 of N- polar surface 40, but masking a portion 38 of N-polar surface 40 (Figure 8B). Source contact layer 45 and drain contact layer 46 are then regrown (grown epitaxially) on the exposed portion 47 of surface 40; then mask 70 is removed (Figure 8C).
[0095] According to embodiments of this presentation, the method further comprises forming a capping layer mask 72 exposing portion 38 of surface 40, except a gate region 74 of surface 40, located within portion 38. According to embodiments of this presentation, mask 72 is also arranged to expose small sections of source contact layer 45 and drain contact layer 46 neighboring the portion 38 of surface 40 (Figure 8D).
[0096] According to embodiments of this presentation, the method further comprises growing capping layer 36 on top of and in contact with portion 38 of surface 40 (as well as on top of the sections of contact layer 45 and drain contact layer 46 left exposed by mask 72; then and removing mask 72 (Figure 8E). According to embodiments of this presentation, the method removing of mask 72 notably forms the gate trench 42 that traverses capping layer 36 and ends at surface 40.
[0097] The method can then comprise finalizing HEMT 30', by filling gate trench 42 with gate conductor 44, eventually after forming a gate dielectric 60 on the bottom and edges of the gate trench (and eventually on top of capping layer 36, as illustrated); as well as by forming source conductor 48 and drain conductor 49 (Figure 8F). As outlined above, gate conductor 44 can be part of a "T-shaped gate" as shown in Figure 8. [0098] It is to be noted that the forming of the source and drain contacts 45, 46 can alternatively take place after the forming of the capping layer 36. In such an embodiment, mask 72 only covers the gate region 74 and the capping layer is also formed in areas where the source and drain contacts are to be formed. Mask 70 is then formed on top of the capping layer to etch the capping layer and free the areas where the source and drain contacts 45, 46 are then formed. According to embodiments of this presentation, etch of the capping layer can be performed using dry plasma etching. The masks are arranged such that no gap exists at the interface between capping layer 36 and source contact layer 45 or at the interface between capping layer 36 and drain contact layer 46.
[0099] According to embodiments of this presentation, channel layer 32 has a first doping level, source and drain contact layers 45, 46 have a second doping level larger than the first doping level, and capping layer 36 has the first doping level.
[00100] Figures 9 A to 9H illustrate fabrication steps of the HEMT 50' of Figure 5, the method including, as in Figures 8A to 8F, forming a first epitaxial structure comprising channel layer 32 on the N-polar surface of back barrier layer 34, itself on the substrate 54 and eventually buffer layer 58 and nucleation layer 56. Further, according to this embodiment, a gate barrier layer 76 (e.g. AlGaN) is formed on top of channel layer 32 (Figure 9A).
[00101] According to embodiments of this presentation, the method further comprises forming a capping layer mask 72 above a gate region 74 of surface 40 of channel layer 32. (Figure 9B). The method then comprises etching away gate barrier layer 76 using mask 72, thus forming gate barrier 52 above gate region 74. (Figure 9C).
[00102] According to embodiments of this presentation, the method further comprises growing capping layer 36 everywhere on top surface 40 (except on the portion covered by mask 72); then removing mask 72 (Figure 9D). According to embodiments of this presentation, the method of removing mask 72 notably forms the gate trench 42 that traverses capping layer 36 and ends at surface 40, with gate barrier 52 arranged at the bottom of trench 42 on surface 40.
[00103] According to embodiments of this presentation, the method further comprises forming source contact layer 45 and drain contact layer 46 by forming a contacts mask 70 on the capping layer 36 and the gate trench 42, exposing only portions 47 of the capping layer 36 above areas of surface 40 where the source and drain contacts are to be formed (Figure 9E). The capping layer 36 is then etched using mask 70, thus exposing the areas of surface 40 where the source and drain contacts are to be formed (Figure 9F). Source contact layer 45 and drain contact layer 46 are then regrown (grown epitaxially) on the exposed portion 47 of surface 40; before mask 70 is removed (Figure 9G).
[00104] The method can then comprise finalizing HEMT 50', by filling gate trench 42 with gate conductor 44, eventually after forming a gate dielectric 60 on the bottom and edges of the gate trench (and eventually on top of capping layer 36, as illustrated); as well as by forming source conductor 48 and drain conductor 49 (Figure 9H). As outlined above, gate conductor 44 can be part of a "T-shaped gate" as illustrated in Figure 9.
[00105] It is to be noted that the forming of the source and drain contacts 45, 46 can alternatively take place before the forming of the capping layer 46, similarly to what is disclosed in relation with Figure 8.
Figure 10 illustrates an embodiment of a HEMT 80 according to this presentation, which is essentially identical to the HEMT 30 described above, except that the capping layer 36 between the gate 44 and the source contact layer 45 forms a source access region 36' having a given doping and the capping layer 36 between the gate 44 and the drain contact layer 46 forms a drain access region 36" having a different doping. According to this embodiment, channel layer 32 has a first doping level and source and drain contact layers 45, 46 have a second doping level larger than the first doping level, the source access region 36' has a third doping level comprised between the first and second doping levels; (i.e. a third doping level greater than the first doping level and less than the second doping level) and the drain access region 36" has the first doping level.
[00106] As outlined above, according to embodiments of this presentation, the n+ doping concentration in the ohmic contact regions 45, 46 can be between 1 x 10A19 and 9 x 10A20 cmA-3. Such heavy doping of the ohmic contact regions reduces the ohmic contact resistance. According to embodiments of this presentation, the dopant can be Si. Germanium (Ge) can also be used as an n-type dopant in GaN. According to embodiments of this presentation, channel region 32 can be "unintentionally" doped (UID), effectively having a doping concentration of between 5 x 10A15 and 5 x 10A16 cmA- 3. The dopant can still be Si.
[00107] According to embodiments of this presentation, the portion of capping layer 36 referenced 36' (regrowth regions marked "Regrowth A") can have doping concentrations of between 5 x 10A15 and 1 x 10A19 cmA-3. The dopant can still be Si.
[00108] According to embodiments of this presentation, the portion of capping layer referenced as 36" (the regrowth region marked "Regrowth C") can have a doping concentration of between 5 x 10A15 and 1 x 10A19 cmA-3, while being also lower than the doping concentration in capping layer portion 36', such that the resistance of capping layer 36 / capping layer portion 36' is smaller than the resistance of capping layer portion 36", thus allowing to have a higher breakdown voltage in capping layer portion 36" than in capping layer portion 36'. The dopant can still be Si.
[00109] Figure 11 illustrates an embodiment of a HEMT 85 according to this presentation, which is essentially identical to the HEMT 50 described above, except that the capping layer 36 between the gate 44 and the source contact layer 45 forms a source access region 36' having a given doping and the capping layer 36 between the gate 44 and the drain contact layer 46 forms a drain access region 36" having a different doping, as described above in relation to figure 10.
[00110] Figures 12 A to 12H illustrate fabrication steps of a HEMT similar to HEMT
80 of Figure 10. The three first steps in Figures 12A, 12B, 12C are identical to the three first steps detailed in Figures 8A, 8B, 8C. According to this embodiment of the presentation, however, the forming a capping layer mask 72 is different from the one described in relation with Figure 8D. According to this embodiment, the forming a capping layer mask 72 comprises: initially forming a first half mask 72' exposing only a portion 38' of surface 40 where access region 36' of the capping layer 36 is to be formed (Figure 12D); and then forming access region 36' on portion 38' of surface 40 and removing half mask 72' (Figure 12E). As illustrated, half mask 72' can be arranged such that access region 36' overlaps slightly the source contact layer 45. According to this embodiment of the presentation, the forming of a capping layer mask 72 further comprises then forming a second half mask 72" exposing only a portion 38" of surface 40 where access region 36" of the capping layer 36 is to be formed (Figure 12F), and then forming access region 36" on portion 38" of surface 40 and removing half mask 72" (Figure 12G). As illustrated, half mask 72" can be arranged such that access region 36" overlaps slightly drain contact layer 46. It is noted that removing half mask 72" causes the gate trench 42 to appear between access regions 36' and 36". The gate dimension in this process depends on both the size and alignment of portions 72', 72" of mask 72.
[00111] The method can then comprise finalizing HEMT 80, by filling gate trench 42 with gate conductor 44, eventually after forming a gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 (Figure 12H). As outlined above, gate conductor 44 can be part of a "T- shaped gate" as shown in Figure 12G.
[00112] It is to be noted that the forming of the source and drain contacts 45, 46, can alternatively take place after the forming of the capping layer 46, as previously described in relation with Figure 8.
[00113] Figures 13A to 13J illustrate fabrication steps of a HEMT similar to the HEMT 85 of Figure 11. The three first steps in Figures 13 A, 13B, 13C are identical to the three first steps of Figures 9A, 9B, 9C as detailed above. According to this embodiment of the presentation, however, after etching away the gate barrier layer 76 using mask 72 and forming gate barrier 52 (Figure 13C), mask 72 is removed and a contact layer mask 70 is formed above gate barrier 52, exposing only portions 47 of the N-polar surface 40 of channel 32 where the source and drain contact layers are to be formed (Figure 13D). The method further comprises forming source contact layer 45 and drain contact layer 46 on the exposed portions 47, and removing mask 70 (Figure 13E). The method then comprises, consistently with Figure 12, forming a first half mask 72' exposing only a portion 38' of surface 40 where access region 36' of the capping layer 36 is to be formed (Figure 13F), and then forming access region 36' on portion 38' of surface 40 and removing half mask 72' (Figure 13G). As illustrated, half mask 72' can be arranged such that access region 36' overlaps slightly source contact layer 45 and contacts laterally gate barrier 52. According to this embodiment of the presentation, the method further comprises forming a second half mask 72" exposing only a portion 38" of surface 40 where access region 36" of the capping layer 36 is to be formed (Figure 13H), and then forming access region 36" on portion 38" of surface 40 and removing half mask 72" (Figure 131). As illustrated, half mask 72" can be arranged such that access region 36" overlaps slightly drain contact layer 46 and contacts laterally gate barrier 52. It is noted that removing half mask 72" causes the gate trench 42 to appear between access regions 36' and 36", with gate barrier 52 on the bottom of gate trench 42. The method can then comprise finalizing HEMT 85, by filling gate trench 42 with gate conductor 44, eventually after forming an optional gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 (Figure 13J). As outlined above, gate conductor 44 can be part of a "T-shaped gate" as shown in Figure 13.
[00114] It is to be noted that the forming of the source and drain contacts 45, 46, can alternatively take place after the forming of the capping layer 46, as previously described in relation with Figure 8.
[00115] Figure 14 illustrates an embodiment of a HEMT 90 according to this presentation, which can be structurally identical to the HEMT 30 of Figure 2, except that instead of having a drain contact layer 46 on surface 40, HEMT 90 comprises a drain contact layer 46' formed on a portion 92 of a top surface of capping layer 36 arranged at a predetermined distance 94 from the gate 44. The capping layer 36 of HEMT 90 can be longer on the drain side than the capping layer 36 of HEMT 30; and the portion of capping layer 36 between gate 44 and drain contact layer 46' forms a drain access region of HEMT 90. Consistently with the structure of HEMT 30, a drain conductor 49 is formed on top of drain contact layer 46'. According to embodiments of this presentation, the drain access region of HEMT 90 can allow electric fields to have higher breakdown voltage than in the drain access region of HEMT 30. The drain access region of HEMT 90 can thus allow higher breakdown voltage and reduce dc-RF dispersion as the device is self-passivated by the capping layer 36. According to an embodiment of this presentation, the portions of capping layer 36 on the side of the source and on the side of the drain can be grown in the same way as respectively portions 36', 36" as detailed in relation with Figure 10, so as to have a lower doping level of capping layer 36 on the side of the drain. [00116] Figure 15 illustrates an embodiment of a HEMT 96 according to this presentation, which can be structurally identical to the HEMT 50 of Figure 3, except that instead of having a drain contact layer 46 on surface 40, HEMT 96 comprises a drain contact layer 46" formed on a portion 98 of a top surface of capping layer 36 arranged at a predetermined distance 100 from the gate 44. The capping layer 36 of HEMT 96 can be longer on the drain side than the capping layer 36 of HEMT 50; and the portion of capping layer 36 between gate 44 and drain contact layer 46" forms a drain access region of HEMT 96. According to embodiments of this presentation, the drain access region of HEMT 96 can allow electric fields to have higher breakdown voltage than in the drain access region of HEMT 50. The drain access region of HEMT 96 can thus allow higher breakdown voltage and reduce dc-RF dispersion as the device is self-passivated by the capping layer 36. According to an embodiment of this presentation, the portions of capping layer 36 on the side of the source and on the side of the drain can be grown in the same way as respectively portions 36', 36" as detailed in relation with Figure 10, so as to have a lower doping level of capping layer 36 on the side of the drain.
[00117] Figures 16 A to 16F illustrate steps of a fabrication method of the HEMT 90 of Figure 14. According to embodiments of this presentation, a first step in Figure 16A of this method is identical to the first step of the method illustrated in Figure 8A. The method further comprises forming on top of surface 40 a mask 102 masking portions 103, 104 of surface 40 that are destined to receive source contact layer 45 and gate 44, and exposing portions 105, 106 of surface 40 that are destined to receive capping layer 36 on both sides (source and drain) of where gate 44 will stand (Figure 16B). The method further comprises growing capping layer 36 on portions 105, 106 of surface 40, on both sides of where gate 44 will stand, and removing mask 102, thus exposing temporarily gate trench 42 (Figure 16C). The method further comprises growing a contacts mask 70 above capping layer 36 on portions 105 of surface 40, above gate trench 42, and above a section of capping layer 36 on portion 106 of surface 40 so as to expose portion 92 of the top surface of capping layer 36 that is on portion 106 of surface 40 (Figure 16D).
[00118] The method further comprises growing simultaneously source contact layer 45 on portion 103 of surface 40 and drain contact layer 46' on portion 92 of the top surface of capping layer 36, on portion 106 of surface 40, then removing mask 70 (Figure 16E). Removing mask 70 exposes gate trench 42. The method can then comprise finalizing HEMT 90, by filling gate trench 42 with gate conductor 44, eventually after forming an optional gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 (Figure 16F). As outlined above, gate conductor 44 can be part of a "T-shaped gate" as shown in Figure 16F.
[00119] Figures 17A to 17H illustrate fabrication steps of a HEMT similar to the HEMT 96 of Figure 15. The three first steps, illustrated in Figures 17A, 17B, 17C, are identical to the three first steps illustrated in Figures 9A, 9B, 9C as detailed above. According to this embodiment of the presentation, however, after etching away the gate barrier layer 76 using mask 72 and forming gate barrier 52 (Figure 17C), mask 72 is not removed and mask 110 is formed, additionally masking a portion 103 of surface 40 destined to receive source contact layer 45 and exposing portions 105, 106 of surface 40 destined to receive capping layer 36 on both sides (source, drain) of gate barrier 52 (Figure 17D). The method further comprises growing capping layer 36 on portions 105, 106 of surface 40 on both sides of gate barrier 52, and removing masks 72 and 110 (Figure 17E). The method further comprises growing a contacts mask 70 above capping layer 36 on portion 105 of surface 40, above gate barrier 52, and above a section of capping layer 36 on portion 106 of surface 40 so as to expose portion 92 of the top surface of capping layer 36 on portion 106 of surface 40 (Figure 17F).
[00120] The method further comprises growing simultaneously source contact layer 45 on portion 103 of surface 40 and drain contact layer 46' on portion 92 of the top surface of capping layer 36 on portion 106 of surface 40, then removing mask 70 (Figure 17G). Removing mask 70 exposes gate barrier 52 in gate trench 42. The method can then comprise finalizing HEMT 96, by filling gate trench 42 with gate conductor 44, eventually after forming an optional gate dielectric 60 on the bottom and edges of the gate trench 42; as well as by forming source conductor 48 and drain conductor 49 (Figure 17H). As outlined above, gate conductor 44 can be part of a "T-shaped gate" as shown in Figure 17H.
[00121] Figure 18 illustrates an embodiment of a HEMT 115 according to this presentation, which is essentially identical to HEMT 30 of Figure 2, except that instead of having a monolithic channel layer 32, HEMT 115 comprises a graded channel layer 118 (Specifically: a compositionally graded channel layer 118, whose composition (e.g., Al mole fraction in AlGaN) varies along its thickness). A graded channel layer increases the vertical thickness of the two-dimensional electron gas and moves the centroid of charge away from the heterostructure interface. This allows the HEMT transconductance to remain high at broader range of drain currents, which increases device linearity and high- frequency operating range. A graded channel is for example achieved by making a gradual transition from the AlGaN barrier layer to the GaN channel during epitaxial growth.
[00122] Figure 19 illustrates an embodiment of a HEMT 120 according to this presentation, which is essentially identical to HEMT 50 of Figure 3, except that instead of having a monolithic channel layer 32, HEMT 115 comprises a graded channel layer 118 such as described in Figure 18. As for Figure 18,a graded channel layer increases the vertical thickness of the two-dimensional electron gas and moves the centroid of charge away from the heterostructure interface. This allows the HEMT transconductance to remain high at broader range of drain currents, which increases device linearity and high- frequency operating range. A graded channel is achieved by making a gradual transition from the AlGaN barrier layer to the GaN channel during epitaxial growth.
Figures 20 A to 20F illustrate fabrication steps of the HEMT 115 of Figure 18. According to embodiments of this presentation, the method of fabrication of HEMT 115 can be identical to the method of fabrication of HEMT 30, except that at the end of the first step (Figure 20 A), a graded channel layer 118 is grown instead of channel layer 32. It is noted that HEMT 115, as shown in FIG. 18, does not comprise the optional gate dielectric 60 shown in Figure 20F.
[00123] Figures 21A to 21E illustrate fabrication steps of the HEMT 120 of Figure 19. According to embodiments of this presentation, the method of fabrication of HEMT 120 can be identical to the method of fabrication of HEMT 50, except that at the end of the first step (Figure 21 A), a graded channel layer 118 is grown instead of channel layer 32. It is noted that HEMT 120, as shown in FIG. 19, does not comprise the optional gate dielectric 60 shown in Figure 21E.
[00124] According to embodiments of this presentation, in the above-described methods of fabrication the regions not intended to see regrowth can be masked with SiO2 and regrowth can be performed by molecular beam epitaxy, before removing the SiO2 masks. Alternate masks, growth techniques, and process flows can be used as well (for example SiN masks or metal-organic chemical vapor phase deposition growth). The devices discussed here can use SiN gate dielectric under the gate metal, and optionally over the final regrowth cap layers as additional surface passivation, but alternate surface passivation or treatments may also be used.
[00125] Figure 22 illustrates HEMT 90 of Figure 14 and shows locations of interest used in Figures 23 A, 23B and 23C.
[00126] Figure 23 A illustrates energy band diagrams under the source; Figure 23B illustrates energy band diagrams under the gate and Figure 23C illustrates energy band diagrams under the drain of HEMT 90, at the locations indicated in Figure 22. As shown in Figures 23A-C, the asymmetric structure of HEMT 90 allows having low losses in the source, while self passivating the high-field drain access region, without compromising device breakdown. The asymmetric structure is achieved by offsetting the gate towards the source, which reduces the gate-source distance and the source access resistance, as a result. The source access resistance is a parasitic element that degrades HEMT performance, specifically the transconductance, the frequency figures of merit, the drain current, the output power, and the device efficiency. Reducing the source access resistance by offsetting the gate to the source improves each figure of merit. Increasing the gate-drain spacing improves the device breakdown voltage, the operating voltage, and the device output power.
[00127] The foregoing Detailed Description of exemplary and preferred embodiments is presented for purposes of illustration and disclosure in accordance with the requirements of the law. It is not intended to be exhaustive nor to limit the invention to the precise form(s) described, but only to enable others skilled in the art to understand how the invention may be suited for a particular use or implementation. The possibility of modifications and variations will be apparent to practitioners skilled in the art. No limitation is intended by the description of exemplary embodiments which may have included tolerances, feature dimensions, specific operating conditions, engineering specifications, or the like, and which may vary between implementations or with changes to the state of the art, and no limitation should be implied therefrom.
[00128] Applicant has made this disclosure with respect to the current state of the art, but also contemplates advancements and that adaptations in the future may take into consideration of those advancements, namely in accordance with the then current state of the art. It is intended that the scope of the invention be defined by the Claims as written and equivalents as applicable. Reference to a claim element in the singular is not intended to mean "one and only one" unless explicitly so stated. Moreover, no element, component, nor method or process step in this disclosure is intended to be dedicated to the public regardless of whether the element, component, or step is explicitly recited in the Claims. No claim element herein is to be construed under the provisions of 35 U.S.C. Sec. 112, sixth paragraph, unless the element is expressly recited using the phrase "means for. . and no method or process step herein is to be construed under those provisions unless the step, or steps, are expressly recited using the phrase "comprising the step(s) of. .

Claims

Claim 1. A HEMT comprising a channel layer of a first III-Nitride semiconductor material, grown on a N-polar surface of a back barrier layer of a second III-Nitride semiconductor material; the second III-Nitride semiconductor material having a larger band gap than the first III-Nitride semiconductor material, such that a positively charged polarization interface and two-dimensional electron gas is obtained in the channel layer; a passivation, capping layer, of said first III-Nitride semiconductor material, formed on top of and in contact with a first portion of a N-polar surface of said channel layer; a gate trench traversing the passivation, capping layer, and ending at said N-polar surface of said channel layer; and a gate conductor filling said gate trench.
Claim 2. The HEMT of claim 1, comprising a thin layer of a third III-Nitride semiconductor material in said gate trench between said gate conductor and said N-polar surface of said channel layer.
Claim 3. The HEMT of claim 1, wherein said passivation, capping layer, is a layer grown on said first portion of said N-polar surface of said channel layer.
Claim 4. The HEMT of claim 1, wherein said first III-Nitride semiconductor material is GaN and said second III-Nitride semiconductor material is AlGaN.
Claim 5. The HEMT of claim 2, wherein said third III-Nitride semiconductor material is one of AIN, InAlN, AlGaN and InAlGaN.
Claim 6. The HEMT of claim 1, comprising a source contact layer and a drain contact layer of a fourth III-Nitride semiconductor, formed on a second portion of said N-polar surface of said channel layer on opposite sides of said gate trench.
Claim 7. The HEMT of claim 6, wherein said channel layer has a first doping level and said source and drain contact layers have a second doping level larger than the first doping level, wherein: a source access region of said passivation, capping layer, arranged between the source contact layer and the gate trench, has a third doping level comprised between the first and second doping levels; and a drain access region of said passivation, capping layer, arranged between the drain contact layer and the gate trench, has the first doping level.
Claim 8. The HEMT of claim 6, wherein said source contact layer and said drain contact layer are layers grown on said second portion of said N-polar surface of said channel layer.
Claim 9. The HEMT of claim 6, comprising a source conductor and a drain conductor in contact with respectively said source contact layer and said drain contact layer.
Claim 10. The HEMT of claim 6, wherein said fourth III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
Claim 11. The HEMT of claim 1, comprising: a source contact layer of a fourth III- Nitride semiconductor, formed on a second portion of said N-polar surface of said channel layer on a first side of said gate trench; and a drain contact layer of said fourth III-Nitride semiconductor, formed on a portion of a top surface of said passivation, capping layer, on a second side of said gate trench opposite said first side of said gate trench.
Claim 12. The HEMT of claim 11, wherein said channel layer has a first doping level and said source and drain contact layers have a second doping level larger than the first doping level, wherein: a source access region of said passivation, capping layer, arranged between the source contact layer and the gate trench, has a third doping level comprised between the first and second doping levels; and a drain access region of said passivation, capping layer, arranged between under the drain contact layer and the gate trench, has the first doping level.
Claim 13. The HEMT of claim 11, wherein said source contact layer and said drain contact layer are layers grown respectively on said second portion of said N-polar surface of said channel layer and on said portion of a top surface of said capping layer.
Claim 14. The HEMT of claim 11, comprising a source conductor and a drain conductor in contact with respectively said source contact layer and said drain contact layer.
Claim 15. The HEMT of claim 6, wherein said fourth III-Nitride semiconductor material is n+ doped GaN or n+ doped InGaN.
Claim 16. The HEMT of claim 1, wherein a gate insulator layer lines the side and bottom of said gate conductor in said trench.
PCT/US2021/030876 2020-08-28 2021-05-05 Self-passivated nitrogen-polar iii-nitride transistor Ceased WO2022046196A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP21862260.3A EP4205181A4 (en) 2020-08-28 2021-05-05 SELF-PASSIVATED NITROGEN POLAR III-NITRIDE TRANSISTOR
CN202180050268.4A CN115868029A (en) 2020-08-28 2021-05-05 Self-passivating nitrogen-polar III-nitride transistors

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US202063071912P 2020-08-28 2020-08-28
US63/071,912 2020-08-28
US17/307,888 US20220069114A1 (en) 2020-08-28 2021-05-04 Self-passivated nitrogen-polar iii-nitride transistor
US17/307,888 2021-05-04

Publications (1)

Publication Number Publication Date
WO2022046196A1 true WO2022046196A1 (en) 2022-03-03

Family

ID=80355585

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2021/030876 Ceased WO2022046196A1 (en) 2020-08-28 2021-05-05 Self-passivated nitrogen-polar iii-nitride transistor

Country Status (4)

Country Link
US (2) US20220069114A1 (en)
EP (1) EP4205181A4 (en)
CN (1) CN115868029A (en)
WO (1) WO2022046196A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12159929B1 (en) * 2019-12-06 2024-12-03 The Regents Of The University Of California High mobility group-III nitride transistors with strained channels
US20220069114A1 (en) 2020-08-28 2022-03-03 Hrl Laboratories, Llc Self-passivated nitrogen-polar iii-nitride transistor
WO2023181749A1 (en) * 2022-03-25 2023-09-28 ヌヴォトンテクノロジージャパン株式会社 Semiconductor device
JP2025510563A (en) * 2022-03-30 2025-04-15 モンデ ワイヤレス インコーポレイテッド N-polar group III-nitride device structures with P-type layers - Patents.com
WO2024086163A1 (en) * 2022-10-17 2024-04-25 Monde Wireless Inc. N-polar hemt structures with n+ contact layers
CN116559541B (en) * 2023-04-18 2024-09-20 南通大学 Extraction method of source series resistance of indium-phosphorus high-electron-mobility transistor

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040155260A1 (en) * 2001-08-07 2004-08-12 Jan Kuzmik High electron mobility devices
US20090075455A1 (en) * 2007-09-14 2009-03-19 Umesh Mishra Growing N-polar III-nitride Structures
US20130069175A1 (en) * 2011-09-15 2013-03-21 Fujitsu Limited Semiconductor device, method for manufacturing the same, power supply apparatus and high-frequency amplification unit
US20150200286A1 (en) * 2014-01-15 2015-07-16 The Regents Of The University Of California Metalorganic chemical vapor deposition of oxide dielectrics on n-polar iii-nitride semiconductors with high interface quality and tunable fixed interface charge
KR20150090669A (en) * 2014-01-29 2015-08-06 에스케이하이닉스 주식회사 Dual work function bruied gate type transistor, method for manufacturing the same and electronic device having the same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7948011B2 (en) * 2005-09-16 2011-05-24 The Regents Of The University Of California N-polar aluminum gallium nitride/gallium nitride enhancement-mode field effect transistor
US8519438B2 (en) * 2008-04-23 2013-08-27 Transphorm Inc. Enhancement mode III-N HEMTs
KR20120027988A (en) * 2010-09-14 2012-03-22 삼성엘이디 주식회사 Gallium nitride based semiconductor device and method of manufacturing the same
US8470652B1 (en) * 2011-05-11 2013-06-25 Hrl Laboratories, Llc Monolithic integration of group III nitride enhancement layers
JP6597046B2 (en) * 2015-08-20 2019-10-30 住友電気工業株式会社 High electron mobility transistor
US11594625B2 (en) * 2019-02-26 2023-02-28 The Regents Of The University Of California III-N transistor structures with stepped cap layers
US20220069114A1 (en) 2020-08-28 2022-03-03 Hrl Laboratories, Llc Self-passivated nitrogen-polar iii-nitride transistor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040155260A1 (en) * 2001-08-07 2004-08-12 Jan Kuzmik High electron mobility devices
US20090075455A1 (en) * 2007-09-14 2009-03-19 Umesh Mishra Growing N-polar III-nitride Structures
US20130069175A1 (en) * 2011-09-15 2013-03-21 Fujitsu Limited Semiconductor device, method for manufacturing the same, power supply apparatus and high-frequency amplification unit
US20150200286A1 (en) * 2014-01-15 2015-07-16 The Regents Of The University Of California Metalorganic chemical vapor deposition of oxide dielectrics on n-polar iii-nitride semiconductors with high interface quality and tunable fixed interface charge
KR20150090669A (en) * 2014-01-29 2015-08-06 에스케이하이닉스 주식회사 Dual work function bruied gate type transistor, method for manufacturing the same and electronic device having the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP4205181A4 *

Also Published As

Publication number Publication date
EP4205181A1 (en) 2023-07-05
EP4205181A4 (en) 2024-09-04
US12230702B2 (en) 2025-02-18
US20220069114A1 (en) 2022-03-03
US20240128367A1 (en) 2024-04-18
CN115868029A (en) 2023-03-28

Similar Documents

Publication Publication Date Title
US12230702B2 (en) Self-passivated nitrogen-polar III-nitride transistor
JP5501618B2 (en) High electron transfer transistor (HEMT), semiconductor device and manufacturing method thereof
CN100429786C (en) Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment and methods of fabricating same
US8338871B2 (en) Field effect transistor with electric field and space-charge control contact
JP6880251B2 (en) High electron mobility transistor with adjustable threshold voltage
Zhang et al. High-temperature-recessed millimeter-wave AlGaN/GaN HEMTs with 42.8% power-added-efficiency at 35 GHz
Guo et al. Tri-gate normally-off AlN/GaN HEMTs with 2.36 W/mm of power density and 67.5% power-added-efficiency at V d= 12 V
US11682720B2 (en) Switching transistor and semiconductor module to suppress signal distortion
EP4318596B1 (en) High electron mobility transistor structure and manufacturing method therefor and application thereof
US20250212447A1 (en) Method of forming high electron mobility transistor (hemt) device
Hao et al. Research on GaN-based RF devices: high-frequency gate structure design, submicrometer-length gate fabrication, suppressed SCE, low parasitic resistance, minimized current collapse, and lower gate leakage
Peng et al. Effects of the Fe-doped GaN buffer in AlGaN/GaN HEMTs on SiC substrate
CN114175272A (en) Semiconductor device, semiconductor module, and electronic apparatus
US20210066484A1 (en) Enhancement mode high electron mobility transistor
van der Zanden et al. W-band high-gain amplifier using InP dual-gate HEMT technology
CN116741635A (en) Preparation method of HEMT device based on maskless regrowth of low-resistance extension layer
Lu Ultrawide Bandgap Nitride Semiconductor Heterojunction Field Effect Transistors
Afroz et al. Diamond superjunction (SJ) process development: super-lattice power amplifier with diamond enhanced superjunction (SPADES)
Abid et al. Direct-Schottky-contact InP MESFET
US12414319B2 (en) Semiconductor device, semiconductor module, and wireless communication apparatus
Zhang et al. 50 NM Gan Hemts Technology with High Frequency, Low Noise, and High JFoM
US20250240997A1 (en) Improved hemt device, in particular depletion mode device, and manufacturing process thereof
US20250359123A1 (en) Semiconductor structure and fabricating method thereof
Wu et al. Ultra-Thin Barrier Enhancement-Mode InAlN/GaN HEMTs on Sapphire Substrate with a DIBL of 5.2 mV/V
Agarwal et al. A Novel D-Mode Triple-Layer Cap Recessed-Gate Al0. 20Ga0. 80N/GaN HEMT for Radio Frequency and Low Noise Applications

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21862260

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2021862260

Country of ref document: EP

Effective date: 20230328