WO2023070033A1 - Radio frequency device packages - Google Patents
Radio frequency device packages Download PDFInfo
- Publication number
- WO2023070033A1 WO2023070033A1 PCT/US2022/078431 US2022078431W WO2023070033A1 WO 2023070033 A1 WO2023070033 A1 WO 2023070033A1 US 2022078431 W US2022078431 W US 2022078431W WO 2023070033 A1 WO2023070033 A1 WO 2023070033A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- integrated device
- device package
- die
- antenna
- antenna structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/12—Supports; Mounting means
- H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
- H01Q1/2283—Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/36—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith
- H01Q1/38—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith formed by a conductive layer on an insulating support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/48—Earthing means; Earth screens; Counterpoises
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/52—Means for reducing coupling between antennas; Means for reducing coupling between an antenna and another structure
- H01Q1/526—Electromagnetic shields
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/0006—Particular feeding systems
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q9/00—Electrically-short antennas having dimensions not more than twice the operating wavelength and consisting of conductive active radiating elements
- H01Q9/04—Resonant antennas
- H01Q9/0407—Substantially flat resonant element parallel to ground plane, e.g. patch antenna
- H01Q9/045—Substantially flat resonant element parallel to ground plane, e.g. patch antenna with particular feeding means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/20—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
- H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
- H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
- H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/06—Arrays of individually energised antenna units similarly polarised and spaced apart
- H01Q21/061—Two dimensional planar arrays
- H01Q21/065—Patch antenna array
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
- H10W44/241—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF] for passive devices or passive elements
- H10W44/248—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF] for passive devices or passive elements for antennas
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/019—Manufacture or treatment using temporary auxiliary substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
Definitions
- the field generally relates to integrated device packages, and in particular, to radio frequency (RF) packages.
- RF radio frequency
- the performance of an RF device can be based on, for example, its gain, bandwidth, directivity, etc.
- the RF device can include an antenna structure and a die (e.g., radio frequency integrated circuit (RFIC), transceiver die, etc.).
- RFIC radio frequency integrated circuit
- the manner in which the antenna structure and the die are packaged can affect the performance of the RF device.
- Efficiently designed Antenna in Package (AiP) or Antenna on Package (AoP) structures may simplify the module complexities while providing a performance boost for the evolving wireless technology landscape. It can be difficult to manufacture high performance RF devices that are compact and reliable. Accordingly, there remains a continuing need for improved RF device packages.
- the devices and systems illustrated in the figures are shown as having a multiplicity of components.
- Various implementations of devices and/or systems, as described herein, may include fewer components and remain within the scope of the disclosure.
- other implementations of devices and/or systems may include additional components, or various combinations of the described components, and remain within the scope of the disclosure.
- Figures 1A-1F show steps in a method of manufacturing an integrated device package, according to one embodiment.
- Figures 2A-2D show steps in a method of manufacturing an integrated device package, according to another embodiment.
- Figures 2E-2H show steps in a method of manufacturing an integrated device package, according to another embodiment.
- Figures 3A-3F show steps in a method of manufacturing an integrated device package, according to another embodiment.
- Figures 4A-4E show steps in a method of manufacturing an integrated device package, according to another embodiment.
- Figures 5A-5E show steps in a method of manufacturing an integrated device package, according to another embodiment.
- Figures 6A-6E show steps in a method of manufacturing an integrated device package, according to another embodiment.
- Figures 7A-7E show steps in a method of manufacturing an integrated device package, according to another embodiment.
- Figure 8 is a schematic cross sectional side view of an integrated device package according to an embodiment.
- Figure 9A is a schematic cross sectional side view of the integrated device package 7 according to an embodiment.
- Figure 9B is a schematic top plan view of the integrated device package of Figure 9A.
- Figure 9C is a schematic cross sectional side view of the integrated device package according to another embodiment.
- Figure 9D is a schematic top plan view of the integrated device package of Figure 9C.
- Figure 9E is a schematic cross sectional side view of the integrated device package according to another embodiment.
- Figure 9F is a schematic cross sectional side view of the integrated device package according to another embodiment.
- Figure 9G is a schematic cross sectional side view of the integrated device package according to another embodiment.
- frequencies can be on the order of at least a few GHz.
- new standards e.g., a 5G standard
- frequencies can be substantially higher, for example, at least 25 GHz, at least 50 GHz, at least 75 GHz, at least 94 GHz, at least 160 GHz, at least 300 GHz etc.
- systems e.g., millimeter wave (mmWave) systems
- phased- array antennas which include an array of antennas with individual radiating elements.
- a phased-array antenna can electrically steer a beam in multiple directions using beamforming techniques.
- An antenna structure can be placed on a board that is separate from a radio frequency integrated circuit (RFIC) chipset. This approach is known as a discrete antenna approach.
- RFIC radio frequency integrated circuit
- An antenna structure and the RFIC can also be integrated into a single package.
- Such integrated structure can be referred as an antenna- in-package (AiP).
- the AiP can make the distance between the antenna structure and the RFIC closer, which can contribute to improving transmitter efficiency and receiver noise as compared to the discrete antenna approach.
- the RFIC chipset may include transceiver ICs, power amplifier (PA), low-noise amplifier (LNA), switch, etc.
- a connection between an RF system-in-package (SiP), such as the RFIC, and the antenna structure in the AiP preferably has a relatively low insertion loss and good impedance matching, while the antenna structure placement may be controlled for improved radiation performance.
- SiP RF system-in-package
- Various embodiments disclosed herein relate to an integrated device package that includes an antenna structure and an integrated device die (e.g., radio frequency integrated circuit (RFIC)) chipset coupled to the antenna structure.
- RFIC radio frequency integrated circuit
- Various embodiments disclosed herein can enable a distance between the antenna structure and the die to be relatively short, thereby improving a transmitter efficiency and/or a receiver noise figure.
- the integrated device die can be mounted on a carrier such as a printed circuit board (PCB).
- the antenna structure can be formed with a redistribution layer that is coupled to the carrier. The redistribution layer and the carrier can be electrically connected through an interconnect structure.
- the interconnect structure can comprise a standing bond wire, such as an array of standing bond wires (e.g., a bond via array (BVA®)) or a conductive post, such as an array of conductive post.
- the BVA can comprise an array of bond wires that extend from conductive portions of the carrier. Connecting the element to the redistribution layer through the BVA can beneficially enable the integrated device package to improve its performance while reducing its manufacturing cost.
- the BVA can be structured so as to provide a shielding function.
- the BVA can be formed with a pitch narrower than an operating frequency of the antenna structure to shield the integrated device die from the radio frequency having the operating frequency. Additional example BVA structures and implementations may be found throughout U.S. Patent No. 10,559,537, the entire contents of which are incorporated by reference herein in their entirety and for all purposes.
- the interconnected structure can comprise a electroplated conductive post or pillar.
- the interconnect structure can be formed using any other suitable technique.
- the antenna structure can be formed with an element or a carrier, such as a system board (e.g., a printed circuit board (PCB)).
- the integrated device package can include a redistribution layer (RDL) that is coupled to the element.
- the element and the RDL can be connected through an interconnect structure (e.g., the BVA).
- Figures 1A to IF show various steps in a method of manufacturing an integrated device package 1.
- Figure 1A is a schematic cross sectional side view of an element 10 having an antenna structure 12.
- the element 10 can comprise a system board such as a printed circuit board (PCB).
- the laminate system board can serve as a package substrate for the package 1.
- the PCB can comprise an FR-4 board that includes conductive traces embedded in a reinforced epoxy laminate sheet reinforced, for example, by glass.
- the PCB can comprise a polytetrafluoroethylene (PTFE) PCB, a prepreg, a ceramic PCB, a polyimide PCB, or any other materials that may be implemented to manufacture a PCB.
- PTFE polytetrafluoroethylene
- the antenna structure 12 can comprise one or more radiating elements 12a and an antenna ground 12b.
- the antenna structure 12 can comprise metallization layers formed in and/or on an insulating material 13. As illustrated in Figure 1A, the radiating element 12a can be disposed on a first side 10a of the element 10, and the antenna ground 12b can be at least partially embedded in the insulating material 13 of the element 10. For example, the antenna ground 12b can be completely embedded in the insulating material 13, and the radiating element 12a can be partially embedded in the insulating material 13 and exposed on the first side 10a.
- the antenna structure 12 can comprise a patch antenna, a grid antenna, Yagi-Uda, or any other type of antenna structure.
- the element 10 can include vias 14, 16.
- the via 14 can be connected to the one or more radiating elements 12a and extend at least partially though a thickness of the element 10 (e.g., completely through the insulating material 13) from the second side 10a.
- the vias 16 can be connected to the radiating element 12b and extend at least partially though a thickness of the element 10 (e.g., partially through the insulating material 13) from the second side 10a.
- the radiating elements 12a are shown in only one metal layer of the PCB or substrate in Figure 1A, the radiating elements 12a may be formed on two or more metal layers.
- An air pocket or cavity may be disposed between the radiating element 12a and the antenna ground 12b to help improve bandwidth and radiation efficiency and suppress the surface waves.
- Figure IB is a schematic cross sectional side view of the element 10 and conductive wires 18, 20.
- the conductive wires 18, 20 are an example of an interconnect structure.
- the conductive wires 18, 20 can define a bond via array (BVA).
- the conductive wire 18 can be connected to the via 14 by way of a wire bonding process, and the conductive wires 20 can be connected to the vias 16 by way of a wire bonding process.
- the conductive wires 18, 20 can extend generally vertically in a direction generally perpendicular to the second side 10b of the element 10.
- the conductive wires 18, 20 are shown to be directly connected to the vias 16 and 14 in Figure IB, in some other instances, the conductive wires 18, 20 may be connected using one or more metal layers or conductive wiring in the PCB. In some other embodiments, the conductive wires 18, 20 can comprise conductive posts or conductive pillar. The conductive wires 18, 20 can be formed by way of via electroplating or any other suitable post or pillar formation techniques.
- One or more passive devices may be formed or embedded (e.g. integrated passive devices or IPDs) in other areas of the PCB.
- one or more microelectronic devices e.g., a voltage regulator or any other integrated circuit die, may also be embedded in the PCB .
- FIG. 1C is a schematic cross sectional side view of the element 10 and an integrated device die 22 mounted to the second side 10b of the element 10.
- the integrated device die 22 can be a radio frequency (RF) die that includes RF circuitry.
- the integrated device die 22 can comprise a radio frequency integrated circuit (RFIC), or a monolithic microwave IC (MMIC).
- RFIC radio frequency integrated circuit
- MMIC monolithic microwave IC
- the integrated device die 22 has a first side 22a and a second side 22b opposite the first side, and the first side 22a can be mounted to the element 10 by way of a die attach material 24.
- Operation frequency of the RF die can be, for example, at least 1 GHz, at least 5 GHz, at least 10 GHz, at least 25 GHz, at least 50 GHz, at least 75 GHz, at least 94 GHz, at least 160 GHz, at least 300 GHz etc. Additional electronic elements (not shown) can be mounted to the second side 10b of the element 10.
- Figure ID is a schematic cross sectional side view of the element 10 and the integrated device die 22 embedded in a molding material 26.
- the molding material 26 can be applied about the integrated device die 22 and the conductive wires 18, 20 and onto the element 10.
- the second side 22b of the integrated device die 22 can be embedded in the molding material 26 as shown in Figure ID. In other embodiments, however, the second side 22b of the integrated device die 22 can be exposed through the molding compound 26 by polishing or otherwise removing portions of the molding material 26 that overlie the die 22. For example, a surface of the molding material 26 and the second side 22b of the integrated device die 22 can be generally flush with one another.
- the second side 22 of the die 22 can be embedded in the molding material 26, and holes can be formed through the overlying portions of molding material 26 to provide electrical communication to bond pads of the die 22.
- a plate (not shown) can be provided over the second side 22b of the integrated device die 22, and the molding material 26 can be flowed between the plate and the element 10, such that the molding material 26 underfills spaces or gaps between the plate and the element 10.
- the molding material 26 can be deposited and a portion of the molding material 26 over the second side 22b of the integrated device die 22 can be removed (e.g., polished).
- conductive posts or pads can be formed on the second side 22b of the integrated device die 22 and ends of conductive posts and conductive wires 18 and 20 can extend above the second side 22b of the integrated device die 22.
- the molding material 26 can be deposited around and over the conductive posts, the conductive wires 18, 20, and the integrated die 22, and a portion of the molding material 26 can be removed (e.g., polished) to expose the ends of the conductive wires 18, 20 and the conductive posts on the integrated device die 22, while second surface 22b is still under the molding material 26.
- Figure IE is a schematic cross sectional side view of the integrated device package 1 that includes the element 10, the integrated device die 22, and a redistribution layer (RDL) 30.
- the RDL 30 can comprise conductive traces 32 that extend laterally and conductive vias 34 that extend vertically within the RDL 30.
- the RDL 30 can be electrically connected to the conductive wires 18 20, and the integrated device die 22.
- conductive posts (not shown) can be formed on the integrated device die 22, and the integrated device die 22 and the RDL 30 can be electrically connected through the conductive posts on the integrated device die 22.
- the antenna structure 12 of the element 10 can be electrically coupled with the integrated device die 22 through the vias 14, 16, the conductive wires 18, 20, laterally through conductive traces of the RDL 30, and vertically through the conductive posts or pads formed on the integrated device die 22.
- the orientation of the antenna structure 12, the integrated device die 22, and the RDL 30 can enable relatively short electrical path between the antenna structure 12 and the integrated device die 22.
- Using the conductive wires 18, 20 for electrically connecting the structure 12 and the RDL 30 can enable a relatively low cost manufacture of the integrated device package 1, especially considering the relatively low number of such conductive wires 18, 20 used to make the electrical connections between the antenna structured and the RDL 30.
- Forming the antenna structure 12 on a substrate or board such as a PCB instead of forming the antenna structure 12 with additional RDL layers, can improve the manufacturability and reduce the manufacturing cost.
- the BVA can be structured so as to provide a shielding (e.g., electromagnetic shielding) function.
- the BVA can be formed with a pitch narrower than an operating frequency of the antenna structure to shield the integrated device die from the radio frequency having the operating frequency.
- the pitch of the BVA can be at least 150-200 microns.
- the antenna ground 12b of the antenna structure 12 may be part of the shield.
- a separate ground layer may be provided to form a shield.
- the BVA can be formed so as to shield one area within the integrated device package 1 from another area within the integrated device package 1.
- one area of the integrated device package 1 can have the integrated device die 22 and the other area of the integrated device package 1 can include an electronic component (e.g., an integrated device die).
- solder balls 36 can be provided on a surface of the RDL 30 for an input/output (I/O) connection.
- the integrated device package 1 can be mounted on a larger system or device through the solder balls 36.
- the integrated device package 1 can be implemented in a motherboard of a device such as a cellular phone device.
- Figures 2A to 2D show various steps in a method of manufacturing an integrated device package 2. Unless otherwise noted, the components of Figures 2A to 2D may be the same as or generally similar to like components of Figures 1 A to IF.
- FIG. 2A is a schematic cross sectional side view of an element 10 having an antenna structure 12.
- the element 10 can comprise a system board such as a printed circuit board (PCB).
- the laminate system board can serve as a package substrate for the package 1.
- the antenna structure 12 can comprise a radiating element 12a (e.g., a patch antenna) and an antenna ground 12b.
- the radiating element 12a can be disposed on a first side 10a of the element 10, and the antenna ground 12b can be at least partially embedded in the element 10.
- the element 10 can include vias 14, 16.
- the via 14 can be connected to the radiating element 12a and extend at least partially though a thickness of the element 10 from the second side 10a.
- FIG. 2B is a schematic cross sectional side view of the element 10 and an integrated device die 22 mounted to the second side 10b of the element 10.
- the integrated device die 22 can be a radio frequency (RF) die that includes RF circuitry.
- the integrated device die 22 can comprise a radio frequency integrated circuit (RFIC), or a monolithic microwave IC (MMIC).
- RFIC radio frequency integrated circuit
- MMIC monolithic microwave IC
- the integrated device die 22 has a first side 22a and a second side 22b opposite the first side, and the first side 22a can be mounted to the element 10 by way of a die attach material 24.
- Figure 2C is a schematic cross sectional side view of the element 10 and the integrated device die 22 embedded in a molding material 26.
- the molding material 26 can be applied about the integrated device die 22.
- the second side 22b of the integrated device die 22 can be embedded in the molding material 26.
- the second side 22b of the integrated device die 22 can be exposed, for example, by way of a polishing or other material removal process to remove portions of the molding compound 26 that overlies the die 22.
- a surface of the molding material 26 and the second side 22b of the integrated device die 22 can be generally flush with one another.
- the second side 22 of the die 22 can be embedded in the molding material 26, and holes can be formed through the overlying portions of molding material 26 to provide electrical communication to bond pads of the die 22.
- FIG. 2D is a schematic cross sectional side view of the integrated device package 2.
- conductive posts 40, 42 are formed.
- the conductive posts 40, 42 can be formed by drilling through mold vias in the molding material 26 and filling the vias with a conductive material. In some other examples, the conductive posts 40, 42 can be formed before mounting the integrated device die 22 on the second side 10b of the element 10 or providing the molding material 26.
- an RDL 30 can be provided.
- the conductive posts 40, 42 can be similar to the conductive wires 18, 20 functionally.
- the RDL 30 can comprise conductive traces 32 that extend laterally and conductive vias 34 that extend vertically within the RDL 30.
- the RDL 30 can be electrically connected to the conductive wires 28, 20, and the integrated device die 22.
- the antenna structure 12 of the element 10 can be electrically coupled with the integrated device die 22 through the vials 14, 16, the conductive wires 18, 20, and through the RDL 30.
- the orientation of the antenna structure 12, the integrated device die 22, and the RDL 30 can enable a relatively short electrical path between the antenna structure 12 and the integrated device die 22.
- Using the conductive wires 18, 20 for electrically connecting the structure 12 and the RDL 30 can enable a relatively low cost manufacture of the integrated device package 1.
- solder balls 36 can be provided on a surface of the RDL 30 for an input/output (I/O) connection.
- the integrated device package 1 can be mounted on a larger system or device through the solder balls 36.
- the integrated device package 1 can be implemented in a motherboard of a device such as cellular phone device.
- Figures 2E to 2H show various steps in another method of manufacturing the integrated device package 2. Unless otherwise noted, the components of Figures 2E to 2H may be the same as or generally similar to like components of Figures 1A to 2D.
- the manufacturing process shown in Figures 2E to 2H are generally similar to the manufacturing process shown in Figures 2A to 2D, except that the conductive posts 40, 42 in the manufacturing process of Figures 2E to 2H are formed prior to providing the molding material 26.
- Figures 3A to 3F show various steps in another method of manufacturing an integrated device package 9. Unless otherwise noted, the components of Figures 3A to 3F may be the same as or generally similar to like components of Figures 1A to 2H.
- conductive posts 40, 42 can be formed on a carrier 43.
- the conductive posts 40, 42 can comprise plated posts, and/or BVA.
- a resist layer can be patterned and pillars can be electroplated to form the conductive posts 40, 42.
- an integrated device die 22 can be mounted on the carrier 43.
- the integrated device die 22 can be attached to the carrier 43 by way of a die attach material 24.
- the integrated device die 22 can comprise posts 45.
- the integrated device die 22 can omit the posts 45 and terminals (not shown) can be exposed for electrical connection.
- a molding material 26 can be provided.
- at least a portion of the molding material 26 can be removed to reveal the conductive posts 40, 42 and the posts 45.
- an RDL 30 can be provided and electrically connected with the conductive posts 40, 42 and the posts 45.
- the carrier 43 can be removed and an element 10 can be provided and electrically connected with the conductive posts 40, 42.
- the element 10 can be electrically connected to the conductive posts 40, 42 by way of, for example, a ball grid array (BGA) 47.
- BGA ball grid array
- Figures 4A to 4E show various steps in a method of manufacturing an integrated device package 3. Unless otherwise noted, the components of Figures 4A to 4E may be the same as or generally similar to like components of Figures 1A to 3F.
- the integrated device package 3 is generally similar to the integrated device package 1 illustrated in Figure IE and IF, except that the antenna ground 12b of the integrated device package 3 is formed at (e.g., exposed at) the second side 10b of the element 10.
- the integrated device package can omit the via 16 that is shown in some other embodiments disclosed herein.
- the antenna ground 12b can also serve as an electrical ground connection for the die 22 in some embodiments.
- Figures 5A to 5E show various steps in a method of manufacturing an integrated device package 4. Unless otherwise noted, the components of Figures 5A to 5E may be the same as or generally similar to like components of Figures 1A to 4E.
- the integrated device package 4 is generally similar to the integrated device package 3 illustrated in Figure 4E, except that the integrated device die 22 of the integrated device package 4 is electrically connected to the RDL 30 by way of conductive wires 44 that extend at least partially though a thickness of the molding material 26 between pads on the upper surface of the die 22 and the RDL 30.
- the conductive wires 44 can be formed at the same time or after conductive wires 20 and 18 are formed. In some other embodiments, the conductive wires 44 can be replaced with conductive posts or conductive bumps.
- Figures 6A to 6E show various steps in a method of manufacturing an integrated device package 5. Unless otherwise noted, the components of Figures 6A to 6E may be the same as or generally similar to like components of Figures 1A to 5E.
- the integrated device package 5 is generally similar to the integrated device package 1 illustrated in Figure IE and IF, except that the vias 14, 16 are omitted from the integrated device package 3 and the conductive wires 18, 20 are directly in contact with the antenna structure 12. As shown in Figures 6B-6E, for example, end portions of the wires 18, 20 can be embedded in the insulating material 13. Conductive wires 18, 20 can be formed on pads that are exposed for the conductive wires to enable wire bond.
- FIGS 7A to 7E show various steps in a method of manufacturing an integrated device package 6. Unless otherwise noted, the components of Figures 7A to 7E may be the same as or generally similar to like components of Figures 1A to 6E.
- the integrated device package 6 is generally similar to the integrated device package 3 illustrated in Figure 4E. Unlike the integrated device package 3, the integrated device package 6 of Figures 7A-7E does not include the RDL 30.
- the integrated device package 6 can include solder balls 50 for an input/output (I/O) connection to an external device or external motherboard.
- the integrated device package 6 can include a horizontal interconnect 52.
- the horizontal interconnect 52 can connect the conductive wires 20 to the integrated device die 22.
- the horizontal interconnect 52 can function as a radiation shield in various embodiments.
- Figure 8 is a schematic cross sectional side view of an integrated device package 7 according to an embodiment. Unless otherwise noted, the components of Figure 8 may be the same as or generally similar to like components of Figures 1A to 7E.
- the integrated device package 7 can include an element 10 that includes an antenna structure 12, a redistribution layer (RDL) 30, and an integrated device die 22.
- the integrated device due 22 can be embedded in a molding material 26.
- the antenna structure 12 of the element 10 and the RDL 30 are on the same side of the integrated device die 22.
- FIGS 9A-9G show integrated device packages 7, 7’, 8, 8’, 8” according to various embodiments. Any suitable principles and advantages discussed herein can be implemented and/or applied to the integrated device packages 7, 7’, 8, 8’, 8”. For example, any processes and/or combinations of processes disclosed herein can be applied to forming at least a portion of the integrated device packages 7, 7’, 8, 8’, 8”.
- FIG 9A is a cross sectional side view of the integrated device package 7 according to an embodiment.
- Figure 9B is a top plan view of the integrated device package 7.
- the integrated device package 7 can include a carrier 100, an integrated device die 102 mounted on the carrier 100, an antenna structure 104 that includes a radiating element 106 and an antenna ground 108, an electromagnetic compatible (EMC) layer 110, and a molding material 112 disposed between the carrier 100 and the EMC layer 110.
- the EMC layer 110 can comprise an RDL material.
- two or more antenna structures (not shown) can be included in the integrated device package 7.
- the two or more antenna structures can be formed on, in, or with the EMC layerl lO.
- the RDL material can comprise a material such as, for example, polyimide (PI), polybenzoxazoles (PBO), etc., and be spin coated, laminated, or printed on the molding material 112.
- the antenna structure 104 can be electrically connected to the carrier 100 through an interconnect structure 114.
- the interconnect structure 114 can include conductive wires 116, 118.
- the conductive wires 116, 118 can define a bond via array (BVA), and can extend upwardly through the molding material from the carrier 100.
- BVA bond via array
- the carrier 100 and the radiating element 106 can be electrically connected through the conductive wire 116
- the carrier 100 and the antenna ground 108 can be electrically connected through the conductive wire 118.
- the conductive wire 118 can comprise a ground wire and provide ground connection to the antenna ground 108.
- the conductive wire 116 that connects the radiating element 106 and the carrier 100 can be positioned laterally between the conductive wires 118 that connects the antenna ground 108 and the carrier 100, as shown in Figure 9A.
- the conductive wire 116 can be positioned in a shielded region 119.
- the die 102 can also be positioned within the shielded region 119, which can be at least partially defined by the ground wires 118 that are disposed about a periphery of the die 102.
- the conductive wire 116 can be positioned laterally outside of the conductive wires 118, as shown in Figure 9B. In such embodiments, the conductive wire 116 can be positioned outside the shielded region 119.
- the carrier 100 can comprise any suitable type of carrier or substrate in various embodiments.
- the carrier 100 can comprise a system board such as a printed circuit board (PCB), which can serve as a package substrate for the package 7.
- the PCB can comprise an FR-4 board that includes conductive traces embedded in a reinforced epoxy laminate sheet reinforced, for example, by glass.
- the PCB can comprise a polytetrafluoroethylene (PTFE) PCB, a prepreg, a ceramic PCB, a polyimide PCB, or any other materials traditionally implemented to manufacture a PCB.
- the carrier 100 can comprise a ceramic substrate, an interposer, or any suitable substrate or support.
- the carrier can include conductive traces that extend laterally to provide electrical communication between the die 102 and the wires 116, 118.
- the integrated device die 102 can be a radio frequency (RF) die that includes RF circuitry.
- the integrated device die 102 can comprise a radio frequency integrated circuit (RFIC), or a monolithic microwave IC (MMIC).
- the integrated device die 102 can be flip-chip mounted on the carrier 100.
- the integrated device die 102 can be mounted on the carrier 100 by way of solder balls.
- the integrated device die 102 can be wire bonded to the carrier 100.
- a die attach material may be disposed between the carrier 100 and the integrated device die 102.
- the antenna structure 104 can comprise one or more radiating elements 106 and an antenna ground 108.
- the antenna structure 104 can comprise a patch antenna, a grid antenna, Yagi-Uda, or any other type of antenna structure.
- the antenna structure 104 can be formed with the EMC layer 110.
- the radiating element 106 can be formed on a portion of an upper side 110a (e.g., an upper surface) of the EMC layer 110
- the antenna ground 108 can be formed on a portion of a lower side 110b (e.g., a lower surface) of the EMC layer 110.
- the EMC layer 110 can comprise a redistribution layer (RDL).
- the EMC layer 110 can comprise a via 120 that can extend at least partially through a thickness of the EMC layer 110.
- the via 120 can be provided in an opening formed in the EMC layer 110.
- the via 120 can comprise a filled via as shown in Figure 9A, or a conformal via as shown in Figure 9B.
- the via 120 can provide an electrical connection between the conductive wire 116 and the radiating element 106.
- the molding material 112 can comprise an electromagnetic compatible material. In some embodiments, the molding material 112 and the EMC layer 110 can comprise the same material. The integrated device die 102 and the conductive wires 116, 118 can be embedded in the molding material 112.
- the conductive wire 116, 118 can comprise a first portion 116a, 118a in contact with the carrier 100 and a second portion 116b, 118b extending non-parallel to (e.g., generally perpendicular to) a surface of the carrier 100 to which the integrated device die 102 is mounted.
- the interconnect structure 114 can comprise a bond via array (BVA).
- the first portion 116a, 118a can include a width wider than a width of the second portion 116b, 118b indicative of a wire bond via formation process.
- the first portion 116a, 118a and the second portion 116b, 118b can form a continuous, seamless, or uniform structure.
- the BVA can be arranged to shield the integrated device die 102 from electromagnetic radiation.
- the BVA can be formed around a periphery of the die 102 with a pitch between adjacent wires narrower than an operating frequency of the antenna structure 104 so as to shield the integrated device die 102 from the radio frequency having the operating frequency.
- the BVA is not deposited (e.g., electroplated) as conformal layers over a portion of the package 7 such as the carrier 100 or the molding material 112. Rather, the BVA is formed by a wire bonding process.
- Figure 9C is a cross sectional side view of the integrated device package 7’ according to an embodiment.
- Figure 9D is a top plan view of the integrated device package 7’.
- the components of Figures 9C and 9D may be the same as or generally similar to like components of Figures 9A and 9B.
- the via 120 in the integrated device package 7’ of Figures 9C and 9D comprises a conformal via.
- locations of the conductive wires 116, 118 of the interconnect structure 114, as well as locations of the corresponding conductive wires 116, 118 are different from those shown in Figure 9A.
- the locations of the conductive wires 116, 118 in Figure 9C provide different shielding properties for the integrated device die 102 than the conductive wires 116, 118 in Figure 9A.
- the wire 116 can feed signals to the radiating element 106 from the integrated device die 102.
- the wires 118 can provide ground connection to the antenna ground 108.
- Figure 9E is a cross sectional side view of the integrated device package 8 according to an embodiment.
- the components of Figure 9C may be the same as or generally similar to like components of Figures 9A to 9D.
- the antenna structure 104 can be formed on the molding material.
- the EMC layer 110 is omitted.
- the radiating element 106 and the antenna ground 108 of the antenna structure 104 in the integrated device package 8 can be disposed on the molding material 112.
- the radiating element 106 can be laterally offset from the integrated device die 102, and can be disposed outside the electromagnetic shield (e.g., the shielded region 119).
- the antenna ground 108 and the conductive wires 118 can provide shielding for the integrated device die 102.
- the antenna ground 108 can comprise a continuous layer as shown in Figure 9E.
- Figure 9F is a cross sectional side view of the integrated device package 8’ according to an embodiment. Unless otherwise noted, the components of Figure 9F may be the same as or generally similar to like components of Figures 9A to 9E.
- the antenna ground 108 can comprise one or more openings through a sheet of conductive material, or a plurality of portions that are spaced apart by a gap.
- the radiating element 106 and the ground element(s) e.g., antenna ground 108 are disposed atop the molding material 112.
- the radiating element 106 can be positioned within the opening or gap between portions of the antenna ground 108.
- the wires 116 connected to the radiating element 106 can be disposed within the shielded region 119.
- Figure 9G is a cross sectional side view of the integrated device package 8” according to an embodiment. Unless otherwise noted, the components of Figure 9G may be the same as or generally similar to like components of Figures 9A to 9F. Unlike the radiating element 106 of the integrated device packages 8, 8’ that is disposed on the molding material 112, the radiating element 106 of the integrated device package 8” is disposed on a portion of the carrier 100. In various embodiments, the radiating element 106 can be deposited or patterned in the carrier 100, adhered to the carrier 100, or otherwise provided on the carrier 100. The conductive wire 116 can be omitted from the integrated device package 8”. In some embodiments, the radiating element 106 can be at least partially embedded in the molding material 112. For example, the radiating element 106 can be fully embedded in the molding material 112. In some embodiments, the carrier 100 can include conductive traces that extend laterally to provide electrical communication between the die 102 and the wires 118 or the radiating element 106.
- Figures 9A-9G depict integrated device packages 7, 7’, 8, 8’, 8” that includes one ground layer (e.g., the antenna ground 108) and one antenna layer (e.g., the radiating element 106), two or more layers ground layers and/or two or more antenna layers may be formed. Although a separate RDL layer is not shown, it is assumed that metallization is achieved by redistribution layer formation or any suitable technique may be used to form those metal layers for antenna and ground.
- the integrated device die disclosed herein e.g., the integrated device die 22, 102
- a carrier e.g., the redistribution layer 30 or carrier 100
- the integrated device die disclosed herein (e.g., the integrated device die 22) can be directly bonded to a carrier (e.g., the redistribution layer 30) without an intervening adhesive. Bonding surfaces of the integrated device die and the redistribution layer 30 can be prepared for direct bonding prior to contacting the surfaces.
- a nonconductive region (e.g., a semiconductor or an inorganic dielectric) of the integrated device die can be directly bonded to a nonconductive region (e.g., a semiconductor or an inorganic dielectric) of the redistribution layer 30, and a conductive feature of the integrated device die can be directly bonded to a conductive feature of the carrier.
- an integrated device package can include a system board that has an antenna structure, a redistribution layer that has conductive routing traces, and an integrated device die that is disposed between the system board and the redistribution layer.
- the integrated device die is electrically coupled to the antenna structure at least partially through one or more of the conductive routing traces of the redistribution layer.
- the system board includes a printed circuit board (PCB).
- PCB printed circuit board
- the antenna structure includes a patch antenna and an antenna ground between the patch antenna and the integrated device die.
- the patch antenna can be exposed on a surface of the system board and the antenna ground is embedded in the system board.
- the system board is electrically coupled by the redistribution layer through an interconnect structure.
- the interconnect structure can include a conductive wire.
- the interconnect structure can include a bond via array (BVA). At least a portion of the BVA can define a radiation shield.
- the interconnect structure can include a conductive post.
- the integrated device package can further include a molding material that is disposed between the system board and the redistribution layer.
- the integrated device die can be at least partially embedded in the molding material.
- the interconnect structure can be at least partially embedded in the molding material.
- the integrated device die is attached to the system board by way of a die attach material.
- the integrated device die includes radio-frequency (RF) circuitry.
- RF radio-frequency
- the integrated device die is electrically connected to the redistribution layer through a conductive wire.
- the integrated device die is directly bonded to the redistribution layer without an intervening adhesive.
- a nonconductive region of the integrated device die can be directly bonded to a nonconductive region of the redistribution layer, and a conductive feature of the integrated device die can be directly bonded to a conductive feature of the redistribution layer.
- an integrated device package can include an element that has an antenna structure, a redistribution layer that has conductive routing traces, and an integrated device die that is at least partially embedded in a molding material and disposed between the element and the redistribution layer.
- the integrated device die is electrically coupled to the antenna structure at least partially through one or more of the conductive routing traces of the redistribution layer.
- the redistribution layer is electrically coupled to the element through an interconnect structure comprising one or more conductive wires or posts formed through the molding material.
- the element includes a printed circuit board (PCB).
- PCB printed circuit board
- the antenna structure includes an antenna and an antenna ground between the antenna and the integrated device die.
- the antenna can be exposed on a surface of the element and the antenna ground is embedded in the element.
- the interconnect structure includes the one or more of conductive wires of a bond via array (BVA).
- the integrated device die includes radio-frequency (RF) circuitry.
- RF radio-frequency
- solder balls are disposed on a surface of the integrated device die that faces away the element.
- a method of manufacturing an integrated device package includes providing an element having an antenna structure.
- the element has a first side and a second side opposite the first side.
- the method can include mounting an integrated device die to the second side of the element, forming an interconnect structure extending from the second side, and providing a molding material around the integrated device die.
- the interconnect structure is at least partially embedded in the molding material.
- the method can include electrically coupling the antenna structure and a redistribution layer through the interconnect structure.
- the element includes a printed circuit board (PCB).
- PCB printed circuit board
- the interconnect structure includes a bond via array or a conductive post.
- the integrated device die is disposed between the element and the redistribution layer.
- the antenna structure is formed on the first side of the element.
- the antenna structure is at least partially embedded in the element.
- an integrated device package can include a system board that has an antenna structure, a redistribution layer that has conductive routing traces, and an integrated device die that is disposed between the system board and the redistribution layer.
- the integrated device die is electrically coupled to the redistribution layer .
- the integrated device die is at least partially embedded in a molding material.
- system board and the redistribution are electrically connected through a bond via array (BVA).
- BVA bond via array
- the integrated device die is a radio frequency (RF) die.
- RF radio frequency
- an integrated device package can include a system board, an antenna structure, a redistribution layer that has conductive routing traces, and an integrated device die that is disposed between the system board and the redistribution layer.
- the integrated device die is electrically coupled to the antenna structure at least partially through one or more of the conductive routing traces of the redistribution layer.
- the system board includes a printed circuit board (PCB).
- PCB printed circuit board
- the antenna structure is formed with the system board.
- system board and the redistribution are electrically connected through a bond via array (BVA).
- BVA bond via array
- the integrated device die is a radio frequency (RF) die.
- RF radio frequency
- an integrated device package can include an antenna structure, a carrier that includes one or more routing traces and electrically coupled to the antenna structure through a conductive wire of an interconnect structure, and an integrated device die that is attached to the carrier and disposed between the carrier and at least a portion of the antenna structure.
- the integrated device die is electrically coupled to the antenna structure at least partially through the one or more of conductive routing traces of the carrier and the conductive wire.
- the integrated device die is attached to the carrier with an adhesive.
- the conductive wire includes a first portion in contact with the carrier and a second portion extending non-parallel to a surface of the carrier to which the integrated device die is mounted.
- the first portion can have a width wider than a width of the second portion indicative of a bond wire formation.
- the first portion and the second portion of the conductive wire can include a seamless uniform structure.
- the interconnect structure includes an array of standing bond wires.
- the array of standing bond wires can be arranged to at least partially form an electromagnetic shield region configured to shield the integrated device die.
- the array of standing bond wires can include a plurality of ground wires that are arranged with a pitch narrower than an operating frequency of the antenna structure.
- the integrated device package further includes an electromagnetic compatible layer comprising the antenna structure.
- the electromagnetic compatible layer can include a redistribution layer that includes one or more of traces that extend laterally.
- the electromagnetic compatible layer can further include a second antenna structure that is electrically connected to the one or more of traces.
- the electromagnetic compatible layer can include polyimide or polybenzoxazoles.
- the carrier includes a printed circuit board (PCB).
- PCB printed circuit board
- the antenna structure includes a radiating element and an antenna ground.
- the antenna ground can be disposed between the radiating element and the integrated device die.
- the antenna ground can be formed on a first side of an electromagnetic compatible layer and the radiating element can be formed on a second side of the electromagnetic compatible layer opposite the first side.
- the electromagnetic compatible layer can include a via at least partially through a thickness of the electromagnetic compatible layer that electrically couples the conductive wire and the electromagnetic compatible layer.
- the via can include a filled via or a conformal via.
- the antenna ground can include a shielding layer that is configured to shield the integrated device die from a radio frequency.
- the radiating element can be exposed on a surface of the integrated device package.
- the antenna ground can be exposed on a surface of the integrated device package.
- the antenna ground can be formed on the carrier.
- the integrated device package further includes a molding material that is disposed between the carrier and the portion of the antenna structure.
- the integrated device die can be at least partially embedded in the molding material.
- the interconnect structure can be at least partially embedded in the molding material.
- the antenna structure can be formed on a surface of the molding material.
- the integrated device die is flip-chip mounted to the carrier.
- the integrated device die includes radio-frequency (RF) circuitry.
- RF radio-frequency
- an integrated device package can include an electromagnetic compatible layer that has an antenna structure, a carrier that has one or more routing traces that are electrically coupled to the antenna structure through a conductive wire of an interconnect structure, and an integrated device die that is mounted on the carrier and disposed between the carrier and the electromagnetic compatible layer.
- the integrated device die is electrically coupled to the antenna structure at least partially through the conductive wire.
- the interconnect structure can include an array of standing bond wires.
- the array of standing bond wires can be arranged to shield the integrated device die from a radio frequency.
- the array of standing bond wires can be formed with a pitch narrower than an operating frequency of the antenna structure.
- the antenna structure includes a radiating element and an antenna ground.
- the antenna ground can be formed on a first side of the electromagnetic compatible layer and the radiating element can be formed on a second side of the electromagnetic compatible layer opposite the first side.
- the electromagnetic compatible layer can include a via at least partially through a thickness of the electromagnetic compatible layer that electrically couples the conductive wire and the radiating element.
- the via can include a filled via or a conformal via.
- an integrated device package can include an antenna structure.
- the integrated device package can include a carrier that includes one or more of routing traces and is electrically coupled to the antenna structure through a conductive wire of an interconnect structure.
- the integrated device package can include an integrated device die that is mounted on the carrier and disposed between the carrier and at least a portion of the antenna structure.
- the integrated device die is electrically coupled to the antenna structure at least partially through the conductive wire.
- the integrated device package includes a molding material that is disposed between the carrier and the portion of the antenna structure.
- the integrated device die is at least partially embedded in the molding material.
- the interconnect structure is at least partially embedded in the molding material.
- the portion of the antenna structure is formed on a surface of the molding material.
- the interconnect structure includes an array of standing bond wires.
- the array of standing bond wires can be arranged to shield the integrated device die from a radio frequency.
- the array of standing bond wires can be formed with a pitch narrower than an operating frequency of the antenna structure so as to shield the integrated device die from the radio frequency having the operating frequency.
- the antenna structure comprises a radiating element and an antenna ground, the radiating element is formed on a portion of a surface of the molding material.
- the antenna ground can be formed on a second portion of the surface of the molding material.
- the antenna ground can be formed on a surface of the carrier.
- the words “comprise,” “comprising,” “include,” “including” and the like are to be construed in an inclusive sense, as opposed to an exclusive or exhaustive sense; that is to say, in the sense of “including, but not limited to.”
- the word “coupled”, as generally used herein, refers to two or more elements that may be either directly connected, or connected by way of one or more intermediate elements.
- the word “connected”, as generally used herein, refers to two or more elements that may be either directly connected, or connected by way of one or more intermediate elements.
- conditional language used herein such as, among others, “can,” “could,” “might,” “may,” “e.g.,” “for example,” “such as” and the like, unless specifically stated otherwise, or otherwise understood within the context as used, is generally intended to convey that certain embodiments include, while other embodiments do not include, certain features, elements and/or states. Thus, such conditional language is not generally intended to imply that features, elements and/or states are in any way required for one or more embodiments.
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Details Of Aerials (AREA)
Abstract
Description
Claims
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2024523653A JP2024538873A (en) | 2021-10-22 | 2022-10-20 | High Frequency Device Package |
| CN202280080020.7A CN118355560A (en) | 2021-10-22 | 2022-10-20 | RF device packaging |
| KR1020247016918A KR20240090728A (en) | 2021-10-22 | 2022-10-20 | Radio frequency device package |
| EP22884691.1A EP4420197A4 (en) | 2021-10-22 | 2022-10-20 | HIGH FREQUENCY DEVICE HOUSING |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202163271042P | 2021-10-22 | 2021-10-22 | |
| US63/271,042 | 2021-10-22 | ||
| US202263343325P | 2022-05-18 | 2022-05-18 | |
| US63/343,325 | 2022-05-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2023070033A1 true WO2023070033A1 (en) | 2023-04-27 |
Family
ID=86055610
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2022/078431 Ceased WO2023070033A1 (en) | 2021-10-22 | 2022-10-20 | Radio frequency device packages |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20230130259A1 (en) |
| EP (1) | EP4420197A4 (en) |
| JP (1) | JP2024538873A (en) |
| KR (1) | KR20240090728A (en) |
| TW (1) | TW202331987A (en) |
| WO (1) | WO2023070033A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI918157B (en) | 2024-04-12 | 2026-03-11 | 台灣積體電路製造股份有限公司 | Integrated circuit package and method of manufacturing the same |
Families Citing this family (89)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7109092B2 (en) | 2003-05-19 | 2006-09-19 | Ziptronix, Inc. | Method of room temperature covalent bonding |
| US8735219B2 (en) | 2012-08-30 | 2014-05-27 | Ziptronix, Inc. | Heterogeneous annealing method and device |
| US9953941B2 (en) | 2015-08-25 | 2018-04-24 | Invensas Bonding Technologies, Inc. | Conductive barrier direct hybrid bonding |
| US10204893B2 (en) | 2016-05-19 | 2019-02-12 | Invensas Bonding Technologies, Inc. | Stacked dies and methods for forming bonded structures |
| US10672663B2 (en) | 2016-10-07 | 2020-06-02 | Xcelsis Corporation | 3D chip sharing power circuit |
| US10580735B2 (en) | 2016-10-07 | 2020-03-03 | Xcelsis Corporation | Stacked IC structure with system level wiring on multiple sides of the IC die |
| US10607136B2 (en) | 2017-08-03 | 2020-03-31 | Xcelsis Corporation | Time borrowing between layers of a three dimensional chip stack |
| TWI822659B (en) | 2016-10-27 | 2023-11-21 | 美商艾德亞半導體科技有限責任公司 | Structures and methods for low temperature bonding |
| US10002844B1 (en) | 2016-12-21 | 2018-06-19 | Invensas Bonding Technologies, Inc. | Bonded structures |
| WO2018125673A2 (en) | 2016-12-28 | 2018-07-05 | Invensas Bonding Technologies, Inc | Processing stacked substrates |
| US20180182665A1 (en) | 2016-12-28 | 2018-06-28 | Invensas Bonding Technologies, Inc. | Processed Substrate |
| TWI837879B (en) | 2016-12-29 | 2024-04-01 | 美商艾德亞半導體接合科技有限公司 | Bonded structures with integrated passive component |
| US10629577B2 (en) | 2017-03-16 | 2020-04-21 | Invensas Corporation | Direct-bonded LED arrays and applications |
| US10515913B2 (en) | 2017-03-17 | 2019-12-24 | Invensas Bonding Technologies, Inc. | Multi-metal contact structure |
| US10508030B2 (en) | 2017-03-21 | 2019-12-17 | Invensas Bonding Technologies, Inc. | Seal for microelectronic assembly |
| US10269756B2 (en) | 2017-04-21 | 2019-04-23 | Invensas Bonding Technologies, Inc. | Die processing |
| US10879212B2 (en) | 2017-05-11 | 2020-12-29 | Invensas Bonding Technologies, Inc. | Processed stacked dies |
| US10446441B2 (en) | 2017-06-05 | 2019-10-15 | Invensas Corporation | Flat metal features for microelectronics applications |
| US10217720B2 (en) | 2017-06-15 | 2019-02-26 | Invensas Corporation | Multi-chip modules formed using wafer-level processing of a reconstitute wafer |
| US10840205B2 (en) | 2017-09-24 | 2020-11-17 | Invensas Bonding Technologies, Inc. | Chemical mechanical polishing for hybrid bonding |
| US11031285B2 (en) | 2017-10-06 | 2021-06-08 | Invensas Bonding Technologies, Inc. | Diffusion barrier collar for interconnects |
| US11011503B2 (en) | 2017-12-15 | 2021-05-18 | Invensas Bonding Technologies, Inc. | Direct-bonded optoelectronic interconnect for high-density integrated photonics |
| US11380597B2 (en) | 2017-12-22 | 2022-07-05 | Invensas Bonding Technologies, Inc. | Bonded structures |
| US10727219B2 (en) | 2018-02-15 | 2020-07-28 | Invensas Bonding Technologies, Inc. | Techniques for processing devices |
| US11169326B2 (en) | 2018-02-26 | 2021-11-09 | Invensas Bonding Technologies, Inc. | Integrated optical waveguides, direct-bonded waveguide interface joints, optical routing and interconnects |
| US11256004B2 (en) | 2018-03-20 | 2022-02-22 | Invensas Bonding Technologies, Inc. | Direct-bonded lamination for improved image clarity in optical devices |
| US10991804B2 (en) | 2018-03-29 | 2021-04-27 | Xcelsis Corporation | Transistor level interconnection methodologies utilizing 3D interconnects |
| US11056348B2 (en) | 2018-04-05 | 2021-07-06 | Invensas Bonding Technologies, Inc. | Bonding surfaces for microelectronics |
| US11244916B2 (en) | 2018-04-11 | 2022-02-08 | Invensas Bonding Technologies, Inc. | Low temperature bonded structures |
| US10790262B2 (en) | 2018-04-11 | 2020-09-29 | Invensas Bonding Technologies, Inc. | Low temperature bonded structures |
| US10964664B2 (en) | 2018-04-20 | 2021-03-30 | Invensas Bonding Technologies, Inc. | DBI to Si bonding for simplified handle wafer |
| US11004757B2 (en) | 2018-05-14 | 2021-05-11 | Invensas Bonding Technologies, Inc. | Bonded structures |
| US11276676B2 (en) | 2018-05-15 | 2022-03-15 | Invensas Bonding Technologies, Inc. | Stacked devices and methods of fabrication |
| US10923413B2 (en) | 2018-05-30 | 2021-02-16 | Xcelsis Corporation | Hard IP blocks with physically bidirectional passageways |
| US11393779B2 (en) | 2018-06-13 | 2022-07-19 | Invensas Bonding Technologies, Inc. | Large metal pads over TSV |
| WO2019241417A1 (en) | 2018-06-13 | 2019-12-19 | Invensas Bonding Technologies, Inc. | Tsv as pad |
| US11664357B2 (en) | 2018-07-03 | 2023-05-30 | Adeia Semiconductor Bonding Technologies Inc. | Techniques for joining dissimilar materials in microelectronics |
| WO2020010136A1 (en) | 2018-07-06 | 2020-01-09 | Invensas Bonding Technologies, Inc. | Molded direct bonded and interconnected stack |
| WO2020010265A1 (en) | 2018-07-06 | 2020-01-09 | Invensas Bonding Technologies, Inc. | Microelectronic assemblies |
| US12406959B2 (en) | 2018-07-26 | 2025-09-02 | Adeia Semiconductor Bonding Technologies Inc. | Post CMP processing for hybrid bonding |
| US11515291B2 (en) | 2018-08-28 | 2022-11-29 | Adeia Semiconductor Inc. | Integrated voltage regulator and passive components |
| US11296044B2 (en) | 2018-08-29 | 2022-04-05 | Invensas Bonding Technologies, Inc. | Bond enhancement structure in microelectronics for trapping contaminants during direct-bonding processes |
| US11011494B2 (en) | 2018-08-31 | 2021-05-18 | Invensas Bonding Technologies, Inc. | Layer structures for making direct metal-to-metal bonds at low temperatures in microelectronics |
| US11158573B2 (en) | 2018-10-22 | 2021-10-26 | Invensas Bonding Technologies, Inc. | Interconnect structures |
| US11244920B2 (en) | 2018-12-18 | 2022-02-08 | Invensas Bonding Technologies, Inc. | Method and structures for low temperature device bonding |
| KR20210104742A (en) | 2019-01-14 | 2021-08-25 | 인벤사스 본딩 테크놀로지스 인코포레이티드 | junction structure |
| US11387202B2 (en) | 2019-03-01 | 2022-07-12 | Invensas Llc | Nanowire bonding interconnect for fine-pitch microelectronics |
| US11901281B2 (en) | 2019-03-11 | 2024-02-13 | Adeia Semiconductor Bonding Technologies Inc. | Bonded structures with integrated passive component |
| US10854578B2 (en) | 2019-03-29 | 2020-12-01 | Invensas Corporation | Diffused bitline replacement in stacked wafer memory |
| US11610846B2 (en) | 2019-04-12 | 2023-03-21 | Adeia Semiconductor Bonding Technologies Inc. | Protective elements for bonded structures including an obstructive element |
| US11205625B2 (en) | 2019-04-12 | 2021-12-21 | Invensas Bonding Technologies, Inc. | Wafer-level bonding of obstructive elements |
| US11373963B2 (en) | 2019-04-12 | 2022-06-28 | Invensas Bonding Technologies, Inc. | Protective elements for bonded structures |
| US11355404B2 (en) | 2019-04-22 | 2022-06-07 | Invensas Bonding Technologies, Inc. | Mitigating surface damage of probe pads in preparation for direct bonding of a substrate |
| US11385278B2 (en) | 2019-05-23 | 2022-07-12 | Invensas Bonding Technologies, Inc. | Security circuitry for bonded structures |
| US12374641B2 (en) | 2019-06-12 | 2025-07-29 | Adeia Semiconductor Bonding Technologies Inc. | Sealed bonded structures and methods for forming the same |
| US11296053B2 (en) | 2019-06-26 | 2022-04-05 | Invensas Bonding Technologies, Inc. | Direct bonded stack structures for increased reliability and improved yield in microelectronics |
| US12080672B2 (en) | 2019-09-26 | 2024-09-03 | Adeia Semiconductor Bonding Technologies Inc. | Direct gang bonding methods including directly bonding first element to second element to form bonded structure without adhesive |
| US12113054B2 (en) | 2019-10-21 | 2024-10-08 | Adeia Semiconductor Technologies Llc | Non-volatile dynamic random access memory |
| US11862602B2 (en) | 2019-11-07 | 2024-01-02 | Adeia Semiconductor Technologies Llc | Scalable architecture for reduced cycles across SOC |
| US11762200B2 (en) | 2019-12-17 | 2023-09-19 | Adeia Semiconductor Bonding Technologies Inc. | Bonded optical devices |
| US11876076B2 (en) | 2019-12-20 | 2024-01-16 | Adeia Semiconductor Technologies Llc | Apparatus for non-volatile random access memory stacks |
| US11721653B2 (en) | 2019-12-23 | 2023-08-08 | Adeia Semiconductor Bonding Technologies Inc. | Circuitry for electrical redundancy in bonded structures |
| CN121793755A (en) | 2019-12-23 | 2026-04-03 | 隔热半导体粘合技术公司 | Electrical redundancy for bonding structures |
| CN115943489A (en) | 2020-03-19 | 2023-04-07 | 隔热半导体粘合技术公司 | Dimensional Compensation Control for Directly Bonded Structures |
| US11742314B2 (en) | 2020-03-31 | 2023-08-29 | Adeia Semiconductor Bonding Technologies Inc. | Reliable hybrid bonded apparatus |
| US11735523B2 (en) | 2020-05-19 | 2023-08-22 | Adeia Semiconductor Bonding Technologies Inc. | Laterally unconfined structure |
| US11631647B2 (en) | 2020-06-30 | 2023-04-18 | Adeia Semiconductor Bonding Technologies Inc. | Integrated device packages with integrated device die and dummy element |
| US11764177B2 (en) | 2020-09-04 | 2023-09-19 | Adeia Semiconductor Bonding Technologies Inc. | Bonded structure with interconnect structure |
| US11728273B2 (en) | 2020-09-04 | 2023-08-15 | Adeia Semiconductor Bonding Technologies Inc. | Bonded structure with interconnect structure |
| US11264357B1 (en) | 2020-10-20 | 2022-03-01 | Invensas Corporation | Mixed exposure for large die |
| KR20230097121A (en) | 2020-10-29 | 2023-06-30 | 아데이아 세미컨덕터 본딩 테크놀로지스 인코포레이티드 | Direct bonding method and structure |
| WO2022147430A1 (en) | 2020-12-28 | 2022-07-07 | Invensas Bonding Technologies, Inc. | Structures with through-substrate vias and methods for forming the same |
| US12456662B2 (en) | 2020-12-28 | 2025-10-28 | Adeia Semiconductor Bonding Technologies Inc. | Structures with through-substrate vias and methods for forming the same |
| CN116848631A (en) | 2020-12-30 | 2023-10-03 | 美商艾德亚半导体接合科技有限公司 | Structures with conductive characteristics and methods of forming the same |
| US12525572B2 (en) | 2021-03-31 | 2026-01-13 | Adeia Semiconductor Bonding Technologies Inc. | Direct bonding and debonding of carrier |
| EP4315411A4 (en) | 2021-03-31 | 2025-04-30 | Adeia Semiconductor Bonding Technologies Inc. | DIRECT BONDING METHODS AND STRUCTURES |
| JP2024528964A (en) | 2021-08-02 | 2024-08-01 | アデイア セミコンダクター ボンディング テクノロジーズ インコーポレイテッド | Protective semiconductor device for bonded structures |
| KR20240059637A (en) | 2021-09-24 | 2024-05-07 | 아데이아 세미컨덕터 본딩 테크놀로지스 인코포레이티드 | Combination structure with active interposer |
| US11984429B2 (en) * | 2021-09-30 | 2024-05-14 | Nxp Usa, Inc. | Leadless power amplifier packages including topside termination interposer arrangements and methods for the fabrication thereof |
| US12604771B2 (en) | 2021-10-28 | 2026-04-14 | Adeia Semiconductor Bonding Technologies Inc. | Direct bonding methods and structures |
| US12563749B2 (en) | 2021-10-28 | 2026-02-24 | Adeia Semiconductor Bonding Technologies Inc | Stacked electronic devices |
| US12557615B2 (en) | 2021-12-13 | 2026-02-17 | Adeia Semiconductor Technologies Llc | Methods for bonding semiconductor elements |
| JP2025500315A (en) | 2021-12-20 | 2025-01-09 | アデイア セミコンダクター ボンディング テクノロジーズ インコーポレイテッド | Thermoelectric cooling of die packages |
| US12512425B2 (en) | 2022-04-25 | 2025-12-30 | Adeia Semiconductor Bonding Technologies Inc. | Expansion controlled structure for direct bonding and method of forming same |
| JP2025517291A (en) | 2022-05-23 | 2025-06-05 | アデイア セミコンダクター ボンディング テクノロジーズ インコーポレイテッド | Testing device for bonded structures |
| US12506114B2 (en) | 2022-12-29 | 2025-12-23 | Adeia Semiconductor Bonding Technologies Inc. | Directly bonded metal structures having aluminum features and methods of preparing same |
| US12545010B2 (en) | 2022-12-29 | 2026-02-10 | Adeia Semiconductor Bonding Technologies Inc. | Directly bonded metal structures having oxide layers therein |
| US12341083B2 (en) | 2023-02-08 | 2025-06-24 | Adeia Semiconductor Bonding Technologies Inc. | Electronic device cooling structures bonded to semiconductor elements |
| US12598962B2 (en) | 2023-03-14 | 2026-04-07 | Adeia Semiconductor Bonding Technologies Inc. | System and method for bonding transparent conductor substrates |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20130292808A1 (en) * | 2012-05-04 | 2013-11-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
| US20170117231A1 (en) * | 2015-10-12 | 2017-04-27 | Invensas Corporation | Wire bond wires for interference shielding |
| US20170236776A1 (en) | 2016-02-17 | 2017-08-17 | Infineon Technologies Ag | Semiconductor device including an antenna |
| US20200075513A1 (en) * | 2018-08-31 | 2020-03-05 | Globalfoundries Inc. | Wafer level packaging with integrated antenna structures |
| CN111446175A (en) * | 2020-04-07 | 2020-07-24 | 华进半导体封装先导技术研发中心有限公司 | RF chip integrated packaging structure and preparation method thereof |
| US20210257716A1 (en) * | 2020-02-13 | 2021-08-19 | Infineon Technologies Ag | Antenna-in-package device with chip embedding technologies |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20170040266A1 (en) * | 2015-05-05 | 2017-02-09 | Mediatek Inc. | Fan-out package structure including antenna |
| US10181457B2 (en) * | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
| US10594019B2 (en) * | 2016-12-03 | 2020-03-17 | International Business Machines Corporation | Wireless communications package with integrated antenna array |
| US10483617B2 (en) * | 2017-09-29 | 2019-11-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure |
| US10978796B2 (en) * | 2017-12-28 | 2021-04-13 | Samsung Electro-Mechanics Co., Ltd. | Antenna apparatus and antenna module |
| US11791312B2 (en) * | 2018-12-04 | 2023-10-17 | Qorvo Us, Inc. | MMICs with backside interconnects for fanout-style packaging |
-
2022
- 2022-10-20 EP EP22884691.1A patent/EP4420197A4/en active Pending
- 2022-10-20 KR KR1020247016918A patent/KR20240090728A/en active Pending
- 2022-10-20 JP JP2024523653A patent/JP2024538873A/en active Pending
- 2022-10-20 US US18/048,378 patent/US20230130259A1/en active Pending
- 2022-10-20 WO PCT/US2022/078431 patent/WO2023070033A1/en not_active Ceased
- 2022-10-21 TW TW111140063A patent/TW202331987A/en unknown
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20130292808A1 (en) * | 2012-05-04 | 2013-11-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor package integrated with conformal shield and antenna |
| US20170117231A1 (en) * | 2015-10-12 | 2017-04-27 | Invensas Corporation | Wire bond wires for interference shielding |
| US10559537B2 (en) | 2015-10-12 | 2020-02-11 | Invensas Corporation | Wire bond wires for interference shielding |
| US20170236776A1 (en) | 2016-02-17 | 2017-08-17 | Infineon Technologies Ag | Semiconductor device including an antenna |
| US20200075513A1 (en) * | 2018-08-31 | 2020-03-05 | Globalfoundries Inc. | Wafer level packaging with integrated antenna structures |
| US20210257716A1 (en) * | 2020-02-13 | 2021-08-19 | Infineon Technologies Ag | Antenna-in-package device with chip embedding technologies |
| CN111446175A (en) * | 2020-04-07 | 2020-07-24 | 华进半导体封装先导技术研发中心有限公司 | RF chip integrated packaging structure and preparation method thereof |
Non-Patent Citations (1)
| Title |
|---|
| See also references of EP4420197A4 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI918157B (en) | 2024-04-12 | 2026-03-11 | 台灣積體電路製造股份有限公司 | Integrated circuit package and method of manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20240090728A (en) | 2024-06-21 |
| US20230130259A1 (en) | 2023-04-27 |
| TW202331987A (en) | 2023-08-01 |
| EP4420197A1 (en) | 2024-08-28 |
| EP4420197A4 (en) | 2025-09-10 |
| JP2024538873A (en) | 2024-10-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20230130259A1 (en) | Radio frequency device packages | |
| US11721913B2 (en) | Chip antenna module | |
| US11652272B2 (en) | Chip antenna | |
| CN111555020B (en) | Chip antenna and chip antenna module comprising same | |
| US11211689B2 (en) | Chip antenna | |
| US11509038B2 (en) | Semiconductor package having discrete antenna device | |
| EP3745457B1 (en) | Semiconductor package having discrete antenna device | |
| US9331030B1 (en) | Integrated antenna package and manufacturing method thereof | |
| US11855013B2 (en) | Semiconductor device | |
| US11251518B2 (en) | Chip antenna | |
| US11621491B2 (en) | Chip antenna | |
| CN1383206A (en) | Semiconductor device | |
| US20210066782A1 (en) | Chip antenna | |
| KR102163419B1 (en) | Chip antenna module | |
| CN112750793A (en) | Semiconductor device package and method of manufacturing the same | |
| US20240096858A1 (en) | Semiconductor devices and methods of manufacturing semiconductor devices | |
| CN118355560A (en) | RF device packaging | |
| US20260114288A1 (en) | Semiconductor package and method for forming the same | |
| CN116799472A (en) | Antenna module stacked packaging and RF stacked packaging |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22884691 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2024523653 Country of ref document: JP Kind code of ref document: A |
|
| ENP | Entry into the national phase |
Ref document number: 20247016918 Country of ref document: KR Kind code of ref document: A |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2022884691 Country of ref document: EP |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| ENP | Entry into the national phase |
Ref document number: 2022884691 Country of ref document: EP Effective date: 20240522 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 202280080020.7 Country of ref document: CN |