WO2024021709A1 - 电子设备、设备识别方法及充电系统 - Google Patents

电子设备、设备识别方法及充电系统 Download PDF

Info

Publication number
WO2024021709A1
WO2024021709A1 PCT/CN2023/090096 CN2023090096W WO2024021709A1 WO 2024021709 A1 WO2024021709 A1 WO 2024021709A1 CN 2023090096 W CN2023090096 W CN 2023090096W WO 2024021709 A1 WO2024021709 A1 WO 2024021709A1
Authority
WO
WIPO (PCT)
Prior art keywords
data pin
unit
external interface
processor
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2023/090096
Other languages
English (en)
French (fr)
Other versions
WO2024021709A9 (zh
Inventor
张庭唯
王丰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honor Device Co Ltd
Original Assignee
Honor Device Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honor Device Co Ltd filed Critical Honor Device Co Ltd
Priority to EP23797620.4A priority Critical patent/EP4336309B1/en
Priority to US18/559,926 priority patent/US12572190B2/en
Publication of WO2024021709A1 publication Critical patent/WO2024021709A1/zh
Publication of WO2024021709A9 publication Critical patent/WO2024021709A9/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/266—Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/263—Arrangements for using multiple switchable power supplies, e.g. battery and AC
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—ELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—ELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries
    • H02J7/40—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries characterised by the exchange of charge or discharge related data
    • H02J7/42—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries characterised by the exchange of charge or discharge related data with electronic devices having internal batteries, e.g. mobile phones
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—ELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries
    • H02J7/40—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries characterised by the exchange of charge or discharge related data
    • H02J7/44—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries characterised by the exchange of charge or discharge related data between battery management systems and power sources
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—ELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries
    • H02J7/40—Circuit arrangements for charging or discharging batteries or for supplying loads from batteries characterised by the exchange of charge or discharge related data
    • H02J7/47—Arrangements for checking compatibility or authentication between one component, e.g. a battery or a battery charger, and another component, e.g. a power source
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0042—Universal serial bus [USB]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/38—Universal adapter
    • G06F2213/3812—USB port controller
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—ELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J2207/00—Details of circuit arrangements for charging or discharging batteries or supplying loads from batteries
    • H02J2207/30—Charge provided using DC bus or data bus of a computer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10—Energy storage using batteries

Definitions

  • the present application relates to the field of electronic technology, and in particular to an electronic device, a device identification method and a charging system.
  • this application provides an electronic device, a device identification method and a charging system.
  • a charging protocol chip is added to provide a fast charging function to the outside world, and the external interface of the electronic device is only electrically connected to one of the processor and the charging protocol chip at the same time, so that when the external device is identified, The charging protocol chip and processor will not interfere with each other, allowing electronic devices to achieve fast charging without affecting the recognition of USB2.0 devices.
  • this application provides an electronic device, which includes: a processor, a controller, a charging protocol chip, an external interface, and a switch circuit; the processor, the charging protocol chip, and the external interface all include a data pin unit; processing The data pin unit of the device, the data pin unit of the charging protocol chip, the data pin unit of the external interface, and the controller are electrically connected to the switch circuit respectively; the controller is used to control the switch circuit so that the data pin unit of the external interface communicates with the processing One of the data pin unit of the processor and the data pin unit of the charging protocol chip is connected, and the other one of the data pin unit of the processor and the data pin unit of the charging protocol chip is disconnected.
  • the data pin unit may include one data pin or multiple data pins, and a first protocol identification path may be formed between the data pin unit of the external interface and the data pin unit of the processor.
  • the identification path is, for example, a USB2.0 protocol identification path.
  • a second protocol identification path can be formed between the data pin unit of the external interface and the data pin unit of the charging protocol chip.
  • the second protocol identification path is, for example, an SCP/FCP protocol identification path.
  • the switch circuit can be controlled by the controller so that when one of the first protocol identification path and the second protocol identification path is turned on, the other one is turned off.
  • a charging protocol chip is added, so that a fast charging function can be provided for an external device, and when the external device is electrically connected to the external interface, since only one of the processor and the charging protocol chip communicates with the external device, The external interface is electrically connected, so when identifying or interacting with external devices, the charging protocol chip and the processor will not interfere with each other. Therefore, electronic devices can realize fast charging of external devices without affecting Identification of USB2.0 devices.
  • the external interface is used to electrically connect with the external device;
  • the processor is used to electrically connect with the external device at the external interface, and the data pin unit of the processor is connected to the external interface
  • the pin unit of the charging protocol chip is turned on, the first protocol identification is performed on the external device;
  • the charging protocol chip is used to electrically connect the external interface to the external device, and when the data pin unit of the charging protocol chip is turned on with the pin unit of the external interface , perform the second protocol identification on the external device;
  • the processor and the charging protocol chip are electrically connected to the controller respectively, and are used to send an indication indicating the success or failure of the protocol identification to the controller;
  • the controller is used to receive the instruction indicating the success or failure of the protocol identification sent by the processor.
  • the switch circuit After an indication of successful protocol recognition, the switch circuit continues to be controlled to connect the data pin unit of the external interface to the data pin unit of the processor, disconnect from the data pin unit of the charging protocol chip, and after receiving the data pin unit sent by the processor After the indication indicating that the first protocol recognition failed, the switch circuit is controlled to disconnect the data pin unit of the external interface from the data pin unit of the processor and conduct it with the data pin unit of the charging protocol chip; the controller is used to receive After the charging protocol chip sends an indication indicating that the second protocol recognition is successful, the switch circuit is continued to be controlled so that the data pin unit of the external interface is connected to the data pin unit of the charging protocol chip and disconnected from the data pin unit of the processor.
  • the control switch circuit disconnects the data pin unit of the external interface from the data pin unit of the charging protocol chip and the data pin unit of the processor.
  • the unit is on.
  • the controller can control the switch circuit according to the indication of successful or failed identification of the processor or charging protocol chip.
  • the control switch circuit continues to conduct the corresponding protocol identification path.
  • the control switch circuit switches to another protocol recognition channel, so that the electronic device can realize fast charging of external devices without affecting the recognition of USB2.0 devices.
  • the controller controls the switch circuit to conduct the data pin unit of the external interface with the data pin unit of the charging protocol chip and with the data pin unit of the processor. Disconnect; and after receiving an indication from the charging protocol chip indicating that the second protocol identification fails, control the switch circuit to disconnect the data pin unit of the external interface from the data pin unit of the charging protocol chip and disconnect it from the data pin unit of the processor.
  • the pin unit is turned on.
  • the controller controls the switch circuit to connect the external interface and the charging protocol chip by default, and first identifies the second protocol (such as the charging protocol) of the external device. After the second protocol identification fails, the first protocol identification of the external device is performed. In this way, due to The external device is first identified by the second protocol. When the second protocol requires a certain time for the identification process, it is possible to avoid protocol identification failure or errors caused by the identification time exceeding the time set for the second protocol identification.
  • the electronic device further includes a voltage conversion circuit and a battery, and the external interface further includes a power pin; the battery is electrically connected to the power pin of the external interface through the voltage conversion circuit. ;
  • the charging protocol chip is connected to the voltage conversion circuit, and is used to send an enable signal to the voltage conversion circuit after successful recognition of the charging protocol chip, so that the voltage conversion circuit provides a set voltage to the power pin of the external interface. In this way, the electronic device can provide the required charging voltage according to the needs of the device to be charged, realizing fast charging of external devices.
  • the controller is further configured to obtain the battery power information after receiving an indication from the charging protocol chip indicating that the second protocol recognition is successful, and obtain the battery power information according to the battery power.
  • the information sends instructions to the charging protocol chip to start fast charging or not to start fast charging. In this way, it can be determined whether to fast charge the external device according to the battery power of the electronic device, so as to avoid fast charging being unable to proceed or affecting the use of the electronic device due to low power.
  • the controller sends an instruction to start fast charging to the charging protocol chip when the battery power is greater than the set threshold, and sends an instruction to the charging protocol chip when the battery power is less than or equal to the set threshold.
  • the charging protocol chip sends an instruction not to start fast charging. In this way, it can be determined whether to fast charge the external device according to the battery power of the electronic device, so as to avoid fast charging being unable to proceed or affecting the use of the electronic device due to low power.
  • the processor when the external device is a device that supports the first protocol, and after the external device is unplugged from the external interface, the processor is further configured to, after the external device is unplugged, Send an instruction to unplug the external device to the controller. Based on the instruction to unplug the external device, the controller controls the switch circuit to disconnect the data pin unit of the external interface from the data pin unit of the processor and from the data pin unit of the charging protocol chip. The pin unit is turned on. In this way, after the external device is pulled out, the controller controls the switch circuit to connect the external interface and the charging protocol chip by default, and first identifies the external device with the second protocol (such as the charging protocol), so that the second protocol has time requirements for the identification process. In this case, the protocol recognition failure or error caused by the recognition time exceeding the time set for the second protocol recognition can be avoided.
  • the second protocol such as the charging protocol
  • the switch circuit includes a switch chip, a data pin unit of the processor, a data pin unit of the charging protocol chip, a data pin unit of the external interface, and a controller. are electrically connected to the switch chip respectively.
  • the electrical connection control between the data pin units of the external interface, processor and charging protocol chip can be realized through a switch chip, ensuring that the processor and charging protocol chip will not interfere with each other during the external device identification process.
  • the switch circuit includes a first switch unit and a second switch unit; the data pin unit of the processor, the data pin unit of the external interface, and the controller are electrically connected respectively.
  • the controller is used to control the first switch unit to connect or disconnect the data pin unit of the external interface and the data pin unit of the processor; the data pin unit of the charging protocol chip, the data pin unit of the external interface
  • the data pin unit and the controller are electrically connected to the second switch unit respectively, and the controller is used to control the second switch unit to connect or disconnect the data pin unit of the external interface and the data pin unit of the charging protocol chip.
  • the first switch unit and the second switch unit respectively control the electrical connection between the processor and the charging protocol chip and the external interface, ensuring that the processor and the charging protocol chip do not interfere with each other during the external device identification process.
  • both the first switch unit and the second switch unit include a switch chip.
  • Both the first switch unit and the second switch unit can implement switch chips, and can be An appropriate chip must be selected to control the electrical connection between the processor and charging protocol chip and the external interface.
  • the data pin unit includes a first data pin and a second data pin;
  • the switch circuit includes first to fourth switch units;
  • the data pin, the first data pin of the external interface, and the controller are electrically connected to the first switch unit respectively.
  • the controller is used to control the first switch unit to connect the first data pin of the external interface to the first data pin of the processor.
  • the pin is turned on or off; the second data pin of the processor, the second data pin of the external interface, and the controller are electrically connected to the second switch unit respectively, and the controller is used to control the second switch unit so that the third data pin of the external interface
  • the second data pin is connected to or disconnected from the second data pin of the processor; the first data pin of the charging protocol chip, the first data pin of the external interface, and the controller are electrically connected to the third switch unit respectively to control
  • the device is used to control the third switch unit to connect or disconnect the first data pin of the external interface and the first data pin of the charging protocol chip; the second data pin of the charging protocol chip and the second data pin of the external interface
  • the pin and the controller are respectively electrically connected to the fourth switch unit, and the controller is used to control the fourth switch unit to connect or disconnect the second data pin of the external interface and the second data pin of the charging protocol chip.
  • the electrical connection between the processor and the charging protocol chip and the external interface can be controlled through four switch units respectively, ensuring that the processor is in the process of identifying the external device. and charging protocol chips will not interfere with each other.
  • the first to fourth switch units each include a switch chip or a MOS transistor.
  • the appropriate switch chip or MOS transistor can be selected as needed to control the electrical connection between the processor and charging protocol chip and the external interface.
  • the first switching unit includes a PMOS transistor
  • the second switching unit includes a PMOS transistor
  • the third switching unit includes an NMOS transistor
  • the fourth switching unit includes an NMOS transistor.
  • the first switching unit and the second switching unit have the same transistor type
  • the third switching unit and the fourth switching unit have the same transistor type, and are opposite to the first switching unit and the second switching unit, so one switching signal or the same switching signal It can realize the control of four switch units.
  • the third and fourth switch units can be turned on through the same high-level signal
  • the first and second switch units can be turned off through the same low-level signal. Turning off the third and fourth switching units, and turning on the first and second switching units simplifies the control process.
  • the first protocol includes the USB2.0 protocol
  • the second protocol includes the SCP/FCP fast charging protocol. This allows electronic devices to implement SCP/FCP fast charging of external devices without affecting the recognition of USB2.0 devices.
  • the data pin unit includes a DP pin or a DM pin.
  • a DP pin or a DM pin In this way, when performing protocol communication through the DP pin and DM pin, electronic devices can realize fast charging of external devices without affecting the identification of USB2.0 devices.
  • this application provides a device identification method, which is applied to the electronic device of the first aspect.
  • the device identification method Different methods include:
  • the controller controls the switch circuit so that the data pin unit of the external interface is connected to one of the data pin unit of the processor and the data pin unit of the charging protocol chip, and is connected to the data pin unit of the processor and the charging protocol chip. One of the data pin units is disconnected;
  • One of the processor and the charging protocol chip identifies the type of the external device connected to the external interface, where the type of the external device includes, for example, an external device that supports the first protocol and an external device that supports the second protocol.
  • the external device Including USB2.0 devices and terminals to be charged;
  • the controller controls the switch circuit to disconnect the data pin unit of the external interface from one of the data pin unit of the processor and the data pin unit of the charging protocol chip. , the other one is connected to the data pin unit of the processor and the data pin unit of the charging protocol chip;
  • the other of the processor and the charging protocol chip identifies the type of external device connected to the external interface.
  • the device identification method of the second aspect when the external device is electrically connected to the external interface, since only one of the processor and the charging protocol chip is electrically connected to the external interface, when the external device is identified or interacted with the external device , the charging protocol chip and the processor will not interfere with each other, so electronic devices can realize fast charging of external devices without affecting the recognition of USB2.0 devices.
  • the controller controls the switch circuit to conduct the data pin unit of the external interface with the data pin unit of the charging protocol chip and with the data pin unit of the processor.
  • the unit is disconnected; the charging protocol chip identifies the type of external device; after the charging protocol chip identification fails, the controller controls the switch circuit to disconnect one of the data pin units of the external interface from the data pin unit of the charging protocol chip. On, it is connected to the data pin unit of the processor's data pin unit; the processor identifies the type of external device.
  • the device identification method further includes: the processor in the external device After unplugging, an instruction to unplug the external device is sent to the controller; after receiving the instruction to unplug the external device, the controller controls the switch circuit so that the data pin unit of the external interface is connected to the data pin unit of the charging protocol chip. , disconnected from the processor's data pin unit.
  • the controller controls the switch circuit to connect the external interface and the charging protocol chip by default, and first identifies the external device with the second protocol (such as the charging protocol), so that the second protocol has time requirements for the identification process. In this case, the protocol recognition failure or error caused by the recognition time exceeding the time set for the second protocol recognition can be avoided.
  • this application provides a charging system, including the electronic device and terminal of the first aspect; the terminal includes a charging interface and a battery; the charging interface is electrically connected to an external interface; and the electronic device provides a battery in the terminal through the external interface and the charging interface. Charge.
  • electronic devices can be used to quickly charge the terminal, which improves the convenience of charging.
  • this application provides a chip, which includes a processing circuit and transceiver pins.
  • the transceiver pin and the processing circuit communicate with each other through an internal connection path, and the processing circuit performs the method in the second aspect or any possible implementation of the second aspect to control the receiving pin to receive the signal, so as to Control the sending pin to send signals.
  • Figure 1 is one of the schematic diagrams of an exemplary application scenario
  • Figure 2 is a schematic diagram illustrating the structure of an electronic device applied to the application scenario shown in Figure 1;
  • FIG. 3 is a schematic diagram illustrating the USB2.0 device identification principle
  • FIGS 4-6 are schematic diagrams of exemplary SCP protocol identification principles
  • FIG. 7 is a schematic diagram illustrating the structure of an electronic device according to an embodiment of the present application.
  • Figure 8 is a schematic diagram illustrating the connection between an electronic device and a terminal to be charged according to an embodiment of the present application
  • Figure 9 is a schematic diagram illustrating the connection between an electronic device and a USB2.0 device according to an embodiment of the present application.
  • Figure 10 is a schematic structural diagram of an external interface according to an embodiment of the present application.
  • FIG. 11 is a schematic diagram of a switching circuit of an electronic device according to an embodiment of the present application.
  • FIG. 12 is a schematic diagram of another switching circuit of an electronic device according to an embodiment of the present application.
  • Figure 13 is a schematic diagram illustrating yet another switch circuit of an electronic device according to an embodiment of the present application.
  • Figure 14 is a schematic diagram illustrating yet another switch circuit of an electronic device according to an embodiment of the present application.
  • Figure 15 is a schematic flowchart illustrating a device identification method according to an embodiment of the present application.
  • FIG. 16 is a schematic block diagram of a device according to an embodiment of the present application.
  • a and/or B can mean: A exists alone, A and B exist simultaneously, and they exist alone. B these three situations.
  • first and second in the description and claims of the embodiments of this application are used to distinguish different objects, rather than to describe a specific order of objects.
  • first target object, the second target object, etc. are used to distinguish different target objects, rather than to describe a specific order of the target objects.
  • multiple processing units refer to two or more processing units; multiple systems refer to two or more systems.
  • FIG. 1 is a schematic diagram illustrating an application scenario.
  • the electronic device 100 may be, for example, a notebook computer or other device, which is configured with an external interface such as a Type-C universal serial bus (USB) interface. Through the external interface, the electronic device 100 can be connected with the external device 200 .
  • the external device 200 may be a terminal to be charged, such as a mobile phone, a tablet, etc.
  • the external device 200 may also be a USB2.0 device such as a U disk, a mobile hard disk, etc.
  • USB2.0 devices are storage devices or electronic devices that support the USB2.0 protocol.
  • the electronic device 100 can quickly charge a terminal 201 to be charged, such as a mobile phone or a tablet, through an external interface. It can also be connected to an electronic device such as a U disk or mobile hard disk, used as a hard disk, or other types of devices.
  • the USB2.0 device 202 communicates or interacts with data to implement functions such as communication, data reading or storage.
  • the electronic device 100 can provide a fast charging function for a terminal 201 to be charged, such as a mobile phone or tablet.
  • fast charging refers to charging with a charging power greater than 10W.
  • the electronic device 100 can be charged in 18W, 22.5W, 40W, 60W, 100W, etc. charging modes.
  • the electronic device 100 supports Super Charge Protocol/Fast Charge Protocol (Super Charge Protocol, SCP)/Fast Charger Protocol, FCP). Through the external interface, the electronic device 100 can perform fast charging for the terminal 201 to be charged that supports the SCP/FCP protocol.
  • FIG. 2 is a schematic diagram illustrating the structure of the electronic device 100 applied to the application scenario shown in FIG. 1 .
  • the electronic device 100 includes a processor 110 , a controller 120 , a charging protocol chip 130 , an external interface 140 , a voltage conversion circuit 150 and a battery 160 .
  • the external interface 140 may be, for example, a type-C USB interface.
  • the processor 110 includes a first data pin 111 (eg, DP or D+) and a second data pin, such as (eg, DM or D-).
  • the charging protocol chip 130 includes a first data pin 131 (eg DP or D+) and a second data pin 132 (eg DM or D-).
  • the external interface 140 includes a first data pin 141 (eg, DP or D+) and a second data pin 142 (eg, DM or D-).
  • first data pin 141 and the second data pin 142 of the external interface 140 are connected to the first data pin 111 and the second data pin 112 of the processor 110 respectively, forming a first protocol identification path.
  • the first protocol identification channel is, for example, a USB2.0 device protocol identification channel.
  • the first data pin 141 and the second data pin 142 of the external interface 140 are connected to the first data pin 131 and the second data pin 132 of the charging protocol chip 130 respectively, forming a second protocol identification path.
  • the second protocol identification channel is, for example, a fast charging protocol identification channel.
  • the first data pin 111 and the second data pin 112 of the processor 110 are respectively connected to ground through a pull-down resistor R of, for example, 15K ohms.
  • the first data pin 131 and the second data pin 132 of the charging protocol chip 130 are respectively connected to ground through a pull-down resistor R of, for example, 15K ohms.
  • the USB2.0 protocol and the SCP/FCP protocol of the electronic device 100 are configured through the pull-down resistor in the electronic device 100 to perform device identification.
  • the processor 110 determines whether the device connected to the external interface 140 is a USB2.0 device by detecting the levels of the first data pin 111 and the second data pin 112 of the processor 110 .
  • the charging protocol chip 130 determines whether the device connected to the external interface 140 is a terminal device supporting the SCP/FCP protocol by detecting the levels of the first data pin 131 and the second data pin 132 of the charging protocol chip 130 .
  • FIG 3 is a schematic diagram illustrating the principle of USB2.0 device identification.
  • the data pins DP and DM of the processor 110 are respectively connected to ground through pull-down resistors.
  • the USB high-speed/full-speed device includes a USB2.0 protocol chip and data pins DP and DM, and the DP pin is connected to the power supply Vcc through a pull-up resistor.
  • the USB low-speed device includes a USB2.0 protocol chip and data pins DP and DM, and the DM pin is connected to the power supply Vcc through a pull-up resistor.
  • the resistance of the pull-up resistor is, for example, 1.5K ⁇ .
  • the pull-down resistors connected to the DP pin and the DM pin make the voltages of the two data lines close to ground (see (1) in Figure 3).
  • the pull-down resistor connected to the data pin DP of the processor 110 and the pull-up resistor connected to the data pin DP of the external device 200 form a voltage divider. Since the resistance of the pull-down resistor is 15K ⁇ and the resistance of the pull-up resistor is 1.5K ⁇ , a DC high level of (Vcc*15/(15+1.5)) will appear on the data pin DP of the processor 110 Voltage.
  • the processor 110 detects that the DP pin voltage is close to a high level and the DM pin remains grounded, it can be determined that a full-speed/high-speed USB2.0 device is connected.
  • the processor 110 detects that the DM pin voltage is close to a high level and the DP pin remains grounded, it can be determined that a low-speed USB2.0 device is connected.
  • USB2.0 device identification process/method is only an example, and embodiments of the present application may use other methods for identification based on the above principles or similar principles.
  • the SCP protocol detection process will first detect whether the charging interface is a dedicated charging interface (DCP interface) through BC1.2.
  • DCP interface dedicated charging interface
  • FIGS 4-6 are schematic diagrams illustrating the principle of SCP protocol identification.
  • Charging protocol BC1.2 BatteryChargingSpecification 1.2
  • Standard Downstream Port SDP, Standard Downstream Port
  • this interface supports USB protocol, the maximum current is 2.5mA when suspended, and 100mA when connected and not suspended. Its DP and DM pins each have a 15k resistor connected to GND.
  • Dedicated charging interface (DCP, Dedicated Charging Port), this port does not support any data transmission, but can provide a current of more than 1.5A. This type of interface supports higher charging capacity wall chargers and car chargers without the need for enumeration.
  • CDP Charging Downstream Port
  • This interface supports both high-current charging (maximum 1.5A) and data transmission that is fully compatible with USB 2.0.
  • Its DP and DM pins have 15k ⁇ pull-down resistors necessary for communication, and also have internal circuitry to switch the charger detection phase. This internal circuitry allows the device to distinguish CDP from other types of ports.
  • FIG 4 it shows the working mode (dashed line area in Figure 4) when data detection is performed after the USB interface of the terminal PD (portable device, such as the terminal to be charged 201) is connected to an external interface.
  • the DP pin of the terminal PD remains at a high level.
  • the minimum value requirement of the current source IDP_SRC (7uA) can ensure that the DP pin is kept at the level VLGC_HI (for example, 4.0 ⁇ 3.6V) under the worst leakage current (RDAT_LKG and VDAT_LKG) conditions.
  • the DP pin is pulled low by the pull-down electronic RDP_DWN of the SDP interface.
  • the maximum value of the current source IDP_SRC (13uA) is required to ensure that under the worst leakage current (RDAT_LKG, VDAT_LKG and RDP_DWN), RDP_DWN keeps the DP pin at VLGC_LOW (Logic Low 0 ⁇ 0.8V). Therefore, after VBUS is valid, enable the current source IDP_SRC of the DP pin and the Pull-down resistor, by detecting the level of the DP pin, you can determine whether the external interface connected to the terminal PD supports the data protocol.
  • the main detection process is: the terminal device PD turns on the voltage source VDP_SRC of the DP pin (for example, 0.5-0.7v) and the current source IDM_SINK of the DM pin (for example, 25-175 ⁇ A).
  • the terminal PD detects whether the voltage of DM reaches VDP_SRC.
  • the voltage comparator on the DM pin of the terminal PD compares the DM voltage with VDAT_REF (for example, 0.25 ⁇ 0.4v). If the DM pin voltage is greater than VDAT_REF, it can be determined that the terminal PD is connected to the charging interface, and then it is determined through secondary detection that it is connected to the charging interface. Connect to DCP interface or CDP interface.
  • VDAT_REF for example 0.25 ⁇ 0.4v
  • FIG. 6 it shows the working mode when secondary detection is performed after the USB interface of the terminal PD is connected to the DCP interface (the dotted line area in Figure 6).
  • the process of secondary detection is, for example: the terminal PD enables the voltage source VDM_SRC on the DM pin, turns on the current source IDP_SINK, and then compares the voltage of the DP pin with the voltage of VDAT_REF, because the DCP interface is short-circuited through the short-circuit resistor RDCP_DAT.
  • DP and DM pins so the voltage of voltage source VDM_SRC makes VDAT_REF ⁇ DP ⁇ VDM_SRC. Therefore, when the terminal PD detects VDAT_REF ⁇ DP pin voltage, it can be judged that the terminal is connected to the DCP interface.
  • the processor 110 can also detect the level changes of its first data pin and the second data pin, causing the external device to be identified as The USB2.0 device may interfere with the charging protocol recognition of the external device and cause the recognition to fail. As a result, the electronic device 100 cannot correctly recognize the USB2.0 device and cannot quickly charge the terminal to be charged, such as a mobile phone.
  • inventions of the present application provide an electronic device, a device identification method and a charging system.
  • the charging system includes the electronic device and a terminal, where the electronic device can charge the terminal.
  • a charging protocol chip to the electronic device to provide the terminal with a fast charging function
  • adding a switch circuit to control the on and off of the USB2.0 device protocol identification channel and the fast charge protocol identification channel, so that only the USB2.0 device protocol identification channel is recognized at the same time.
  • One of the channels and the fast charging protocol identification channel is turned on to avoid interference between the two protocol identification channels. In this way, the external interface can perform the SCP fast charging function without affecting the identification of USB2.0 devices.
  • the electronic device may be a device equipped with an external interface, such as a notebook computer, an all-in-one computer, a desktop computer, and the like.
  • Terminals can be mobile phones, laptops, tablets, personal digital assistants (PDAs), car computers, TVs, smart wearable devices (such as smart watches, etc.), media players, and smart home devices waiting to be charged.
  • PDAs personal digital assistants
  • the embodiments of this application do not specifically limit the specific form of the above terminal.
  • the embodiments of the present application are all described by taking the electronic device as a laptop computer and the terminal as a mobile phone.
  • the SCP/FCP protocol is used as an example in the above description.
  • USB2.0 support is implemented on the same external interface.
  • FIG. 7 is a schematic diagram illustrating the structure of an electronic device according to an embodiment of the present application.
  • the electronic device 100 includes a processor 110 , a controller 120 , a charging protocol chip 130 , an external interface 140 , a voltage conversion circuit 150 , a battery 160 and a switching circuit 170 .
  • the electronic device 100 may also include one or more of a power management module, an antenna, a wireless communication module, a mouse, a pointer, a keyboard, a camera, a display screen, an audio module, a speaker, a speaker interface, a microphone, and other modules. type, or may also include other modules, which are not specifically limited here.
  • the processor 110 may include one or more processing units, for example: the processor 110 may include an application processor, a modem processor, a graphics processor (GPU), an ISP, memory, a video codec, a DSP, a baseband processor, and /or NPU etc. Among them, different processing units can be independent devices or integrated in one or more processors.
  • the processor 110 may include an application processor, a modem processor, a graphics processor (GPU), an ISP, memory, a video codec, a DSP, a baseband processor, and /or NPU etc.
  • different processing units can be independent devices or integrated in one or more processors.
  • the processor 110 may also be provided with a memory for storing instructions and data.
  • the memory in processor 110 is cache memory. This memory may hold instructions or data that have been recently used or recycled by processor 110 . If the processor 10 needs to use the instructions or data again, it can be called directly from the memory. Repeated access is avoided and the waiting time of the processor 110 is reduced, thus improving the efficiency of the system.
  • processor 110 may include one or more interfaces. Interfaces may include integrated circuit I2C interface, integrated circuit built-in audio I2S interface, eSPI interface, PCM interface, UART interface, MIPI, GPIO interface and/or USB interface, etc.
  • the processor 110 includes a first data pin 111 and a second data pin 112 .
  • the processor 110 is connected to the external interface 140 through the first data pin 111 and the second data pin 112 to perform data interaction or communication with external devices.
  • the first data pin 111 and the second data pin 112 of the processor 110 are respectively connected to ground through a pull-down resistor R of, for example, 15K ohms.
  • the controller 120 is, for example, an embedded controller EC, which is used to implement functions such as keyboard control, touch panel, power management, fan control, and so on. Controller 120 may contain stand-alone software stored on its own non-volatile medium. In some embodiments, controller 120 may include one or more interfaces. Interfaces can include general input and output interfaces (GPIO), eSPI (Enhanced Serial Peripheral, enhanced serial peripheral) interfaces, integrated circuit I2C interfaces, etc.
  • the controller 120 may connect and communicate with the processor 110 through, for example, an eSPI interface and an eSPI bus.
  • the controller 120 can also be connected to the switch circuit 170 through, for example, a GPIO interface to output a control signal to the switch circuit 170 to control the switch circuit 170 .
  • the controller 120 can also be connected to the charging protocol chip 130 through, for example, an integrated circuit I2C interface to communicate with the charging protocol chip 130 .
  • the charging protocol chip 130 is, for example, a fast charging protocol chip supporting the SCP protocol, and is used for fast charging protocol identification and charging communication.
  • the charging protocol chip 130 includes a first data pin 131 and a second data pin 132 .
  • the charging protocol chip 130 is connected to the external interface 140 through the first data pin 131 and the second data pin 132, thereby providing processing for external devices.
  • Quick charge For example, based on the SCP/FCP protocol, the first data pin 131 and the second data pin 132 of the charging protocol chip 130 are respectively connected to ground through a pull-down resistor R of 15K ohms, for example.
  • the charging protocol chip 130 may include one or more interfaces.
  • the interface may include an integrated circuit I2C interface, etc.
  • the charging protocol chip 130 is connected to the controller 120 through, for example, an I2C interface and an I2C bus.
  • the charging protocol chip 130 may send an indication or signal indicating success or failure of fast charging protocol identification to the controller 120 .
  • the charging protocol chip 130 is also connected to the voltage conversion circuit 150, and is used to send an enable signal to the voltage conversion circuit 150 after the fast charging protocol is successfully recognized, so that the voltage conversion circuit 150 outputs the charging voltage required by the terminal to the external port.
  • the external interface 140 may be, for example, a type-C USB interface.
  • the external interface 140 includes a first data pin 141 and a second data pin 142 .
  • the external interface 140 also includes a power pin VBUS and a communication pin.
  • the first data pin 141 and the second data pin 142 of the external interface 140 are respectively connected to the first data pin 111 and the second data pin 112 of the processor 110 to form a first protocol identification path (i.e. USB2.0 device protocol identification channel); on the other hand, it is respectively connected to the first data pin 131 and the second data pin 132 of the charging protocol chip 130 to form a second protocol identification channel (that is, the fast charging protocol identification channel) .
  • a first protocol identification path i.e. USB2.0 device protocol identification channel
  • the battery 160 supplies power to the external interface 140 through the voltage conversion circuit 150, thereby powering or charging external devices.
  • the battery 160 also powers the processor 110, the controller 120, the charging protocol chip 130, and the like.
  • the switch circuit 170 is disposed between the first data pin 141 and the second data pin 142 of the external interface 140 and the first data pin and the second data pin of the processor 110 and the charging protocol chip 130, and communicates with the controller. 120 connections.
  • the switch circuit 170 is controlled by the controller 120 so that only one of the first protocol identification path and the second protocol identification path is turned on at the same time, thereby preventing the two protocol identification paths from interfering with each other.
  • the switch circuit 170 defaults to the second protocol identification path being turned on under the control of the controller 120, and disconnects the second protocol identification path after the fast charging protocol identification fails, and turns on the first protocol identification path. , and then identify the USB2.0 device.
  • the electronic device 100 can first perform charging protocol identification and then perform USB2.0 device identification, which not only makes the external interface 140 support USB2 at the same time. 0 device and fast charging function, it can also avoid interference between the identification of USB2.0 devices and the identification of the terminal to be charged, improving the accuracy and speed of identification of external devices. In other words, using the above-mentioned electronic device 100, not only terminals supporting the SCP protocol, etc. can be quickly charged through the external interface, but the recognition of USB2.0 devices will not be affected.
  • FIG. 8 is a schematic diagram illustrating the connection between an electronic device and a terminal to be charged according to an embodiment of the present application.
  • the external interface 140 includes a first data pin 141 (eg DP), a second data pin 142 (eg DM), a first communication pin 143 (eg CC1 ), a second communication pin 144 (eg CC2 ) and power pin 145 (e.g. VBUS pin).
  • the charging protocol chip 130 is internally provided with a switch circuit for shorting the first data pin 141 and the second data pin 142 .
  • the first communication pin 143 and the second communication pin 144 are connected to the power supply VCC (for example, 5V) through pull-up resistors.
  • VCC for example, 5V
  • the terminal 201 to be charged includes a charging protocol chip 210, a battery 220 and a charging interface 230.
  • the charging interface 230 includes a first data pin 231 (eg DP), a second data pin 232 (eg DM), a first communication pin 233 (eg CC1), a second communication pin 234 (eg CC2) and a power pin.
  • Pin 235 e.g. VBUS pin.
  • the first communication pin 233 and the second communication pin 234 are connected to ground through pull-down resistors.
  • the controller 120 controls the switch circuit 170 to turn on the charging protocol chip 130 and the first data pin 141 by default (for example DP) and the second protocol path between the second data pin 142.
  • the terminal 201 to be charged is connected to the electronic device 100, that is, after the charging interface 230 of the terminal 201 is connected to the external interface 140 of the electronic device 100, the power pin 145 of the electronic device 100 and the power pin 235 of the terminal 201 are connected.
  • the connection constitutes a power channel or a charging channel through which the electronic device 100 can supply power to the terminal 201 to be charged.
  • the first data pin 141 and the second data pin 142 of the electronic device 100 are respectively connected to the first data pin 231 and the second data pin 232 of the terminal to be charged 201 to form a protocol channel.
  • the electronic device 100 performs protocol communication with the terminal 201 to be charged through a protocol channel.
  • the first communication pin 143 and the second communication pin 144 of the electronic device 100 are respectively connected to the first communication pin 233 and the second communication pin 234 of the terminal 201 to be charged, forming a handshake channel.
  • the electronic device 100 completes the handshake with the terminal 201 to be charged through the handshake channel.
  • the charging protocol chip 130 and the charging protocol chip 210 adopt, for example, the SCP protocol.
  • the electronic device 100 completes the handshake with the terminal 201 to be charged through the handshake channel (that is, the charging protocol chip 130 and the charging protocol chip 210 complete the handshake), and then the power pin/power channel Provide a Vbus voltage of, for example, 5V.
  • the handshake process between the electronic device 100 and the terminal to be charged 201 can be completed using various suitable handshake protocols.
  • the first communication pin 143 and the second communication pin 144 of the electronic device 100 are connected to a pull-up resistor, and the first communication pin 233 and the second communication pin 234 of the terminal to be charged 201 are connected to a pull-down resistor. resistance.
  • the power pin 145 of the electronic device 100 Before the electronic device 100 is not connected to the terminal 201 to be charged, the power pin 145 of the electronic device 100 has no voltage output.
  • the first communication pin 143 and the second communication pin 144 of the electronic device 100 are respectively connected to the first communication pin 233 and the second communication pin 234 of the terminal 201 to be charged. , forming a voltage divider.
  • the charging protocol chip 130 detects the pull-down resistors of the first communication pin 233 and the second communication pin 234 of the terminal to be charged 201 by detecting the levels of the first communication pin 143 and the second communication pin 144, thereby determining the level to be charged. Whether the terminal 201 is connected to the external interface 140. Then the electronic device 100 closes the switch of the power pin 145 (not shown in FIG. 8 ), and outputs a Vbus power supply of, for example, 5V to the terminal 201 to be charged.
  • the charging protocol chip 130 closes the switch circuit that short-circuit the first data pin 141 and the second data pin 142, so that the first data pin 141 and the second data pin 142 are connected. Data pin 142 is shorted.
  • the terminal to be charged 201 identifies whether the electronic device 100 is a DCP (Dedicated Charging Port, dedicated charging interface) device based on the BC1.2 protocol (Battery Charging v1.2) (the SCP fast charging protocol needs to first identify whether the electronic device 100 is a DCP device through the BC1.2 protocol) for DCP devices).
  • the identification process is, for example, as follows: after the terminal 201 to be charged is powered on the power pin 235, it first performs data connection detection.
  • data connection detection please refer to the aforementioned description in conjunction with Figure 4 and will not be described again here. If there is no detection data protocol support within the set time period (for example, 300-900ms), the terminal 201 to be charged will perform DCP detection.
  • the charging protocol chip 210 turns on the voltage source VDP_SRC of the first data pin 231 (for example, 0.5 ⁇ 0.7v, not shown in Figure 8, see Figure 5 and Figure 6 for the setting method) and the second data pin 232-pin current source IDM_SINK (for example, 25 ⁇ 175 ⁇ A, not shown in Figure 8, see Figure 5 and Figure 6 for the setting method).
  • the first data pin 231 and the second data pin 232 are short-circuited through the short-circuit resistor in the charging protocol chip 130, and the charging protocol chip 210 detects whether the voltage of the second data pin 232 reaches VDP_SRC.
  • the charging protocol chip 210 compares the voltage of the second data pin 232 with VDAT_REF (for example, 0.25 ⁇ 0.4v) in the voltage comparator of the second data pin 232 (not shown in Figure 8, see Figures 5 and 6 for the setting method). If the voltage of the second data pin 232 is greater than VDAT_REF, it can be determined that the terminal 201 to be charged is connected to the charging interface, and then determine whether it is connected to a DCP interface or a CDP interface through secondary detection.
  • VDAT_REF for example, 0.25 ⁇ 0.4v
  • the charging protocol chip 210 enables the voltage source VDM_SRC on the second data pin 232 (not shown in Figure 8 , see Figures 5 and 6 for the setting method), and turns on the current source IDP_SINK (not shown in Figure 8 , see the setting method) 5 and 2), and then compare the voltage of the first data pin 231 and the voltage of VDAT_REF. Because the first data pin 231 and the second data pin 232 are short-circuited through the short-circuit resistor in the charging protocol chip 130, the voltage The voltage of source VDM_SRC is such that VDAT_REF ⁇ DP ⁇ VDM_SRC. Therefore, when the charging protocol chip 210 detects VDAT_REF ⁇ DP pin voltage, it can be determined that the terminal 201 to be charged is connected to the DCP interface.
  • the charging protocol chip 130 continues to detect the relevant signal level, disconnects the short circuit between the first data pin 141 and the second data pin 142 after a certain period of time, and determines whether to enter the fast charging mode according to the set conditions. charging mode (such as SCP fast charging). If it is determined to enter the fast charging mode, the charging protocol chip 130 communicates with the charging protocol chip 130 for voltage regulation to determine the charging voltage and current required by the terminal 201 to be charged.
  • charging mode such as SCP fast charging
  • handshake circuit, data detection circuit, and DCP detection circuit used in the above identification process are only exemplary, and the embodiments of the present application are not limited thereto, as long as the corresponding detection requirements of the BC1.2 and/or SCP protocols can be achieved. That’s it.
  • FIG. 9 is a schematic diagram illustrating the connection between an electronic device and a USB2.0 device according to an embodiment of the present application.
  • the external interface 140 includes a first data pin 141 , a second data pin 142 and a power pin 145 .
  • the USB2.0 device 202 includes a USB2.0 protocol chip 240, a storage unit 250 and a USB interface 260.
  • the USB interface 260 includes a first data pin 261 , a second data pin 262 and a power pin 263 .
  • the USB2.0 device 202 will connect a pull-up resistor of, for example, 1.5K ohms to the first data pin 261P or the second data pin 262 according to different levels of transmission rate.
  • a pull-up resistor of, for example, 1.5K ohms
  • the charging protocol is first detected, as shown in the foregoing content, which will not be discussed here. Repeat. If the charging protocol detection fails, the controller 120 controls the switch circuit 170 to open the protocol path between the processor 110 and the first data pin 141 and the second data pin 142 . As a Host (host device), the processor 110 can identify the USB 2.0 device and its speed through the level changes of the first data pin 141 and the second data pin 142 as long as it detects the pull-up resistor of the USB 2.0 device. Type, this identification process has no insertion time limit.
  • the external device is a USB2.0 device
  • the electronic device 100 since the electronic device 100 will first perform fast charging protocol detection, the identification of the USB2.0 device will be delayed to a certain extent. However, this delay is hardly perceptible to the user and therefore does not degrade the user experience.
  • the embodiments of the present application do not limit the types of the external interface 140, the charging interface 230 and the USB interface 260. They may include, for example, Type C USB interface, Type A USB interface, etc.
  • the external interface 140 when the external interface 140 is a Type C USB interface, the external interface 140 includes an A side and a B side.
  • Side A includes the VBUS1 pin (pin A4) and VBUS2 pin (pin A9)
  • side B includes the VBUS2 pin (pin B9) and VBUS1 pin (pin B4).
  • the VBUS1 pin (pin A4) on side A is electrically connected to the VBUS1 pin (pin B4) on side B
  • the VBUS2 pin (pin A9) on side A is electrically connected to the VBUS2 pin (pin A9) on side B.
  • B9) Electrical connection
  • the VBUS1 pin on side A (pin A4) and the VBUS1 pin on side B (pin B4) are the first power supply pins and can be used as power supply pins 145, 235, and 263.
  • the VBUS2 pin (pin A9) on side A and the VBUS1 pin (pin B4) on side B are the second power supply pins and can be used as power supply pins 145, 235, and 263.
  • the DP pins pin A6 on side A and pin B6 on side B) are the first data pins 111, 131, 141, 231, and 261.
  • the DM pin (pin A7 on side A and pin B7 on side B) is the second data pin 112, 132, 142, 232, 262; the CC1 pin (pin A5 on side A) is the first communication pin. Pins 143 and 263, and the CC2 pin (pin B5 on the B side) are the second communication pins 144 and 264.
  • the external interface 140 shown in Figure 10 can realize the flexible reversal of the power cord. The connection of the external device 200 can be completed regardless of the insertion direction. There is no need to set up additional reversal software and hardware detection mechanisms to accurately match the power channel. , protocol channel/data channel and handshake channel.
  • the external interface in Figure 10 is only exemplary.
  • the external interface 140 can be other types of interfaces, such as type A USB interface, or include fewer pins than shown in Figure 10 Type C USB interface, such as the Type C USB interface that does not include the TX1+, TX1-, RX2+, RX2- and other pins in Figure 10.
  • FIG. 11 is a schematic diagram illustrating a switching circuit of an electronic device according to an embodiment of the present application.
  • the switching circuit 170 includes four switching devices 10 .
  • the switching device 10 includes a first switching transistor 11 , a second switching transistor 12 , a third switching transistor 13 and a fourth switching transistor 14 .
  • the first switching transistor 11 , the second switching transistor 12 , the third switching transistor 13 and the fourth switching transistor 14 each include a first terminal, a second terminal and a control terminal.
  • the controller 120 includes a general-purpose input and output interface (GPIO).
  • the general-purpose input and output interface (GPIO) of the controller 120 includes a first control pin, a second control pin, a third control pin, and a fourth control pin.
  • the first end of the first switching transistor 11 is connected to the first data pin 141 of the external interface 140, the second end is connected to the first data pin 111 of the processor 110, and the control end is connected to the general input and output interface of the controller 120 ( GPIO) first control pin connection.
  • the first end of the first switching transistor 12 is connected to the second data pin 142 of the external interface 140, the second end is connected to the second data pin 112 of the processor 110, and the control end is connected to the general input and output interface of the controller 120 ( The second control pin of GPIO is connected.
  • the first end of the third switching transistor 13 is connected to the first data pin 111 of the external interface 140 , the second end is connected to the first data pin 131 of the charging protocol chip 130 , and the control end is connected to the general input and output interface of the controller 120 (GPIO) third control pin connection.
  • the first end of the fourth switching transistor 14 is connected to the second data pin 142 of the USB interface 140, the second end is connected to the second data pin 132 of the charging protocol chip 130, and the control end is connected to the general input and output interface of the controller 120. (GPIO) fourth control pin connection.
  • the controller 120 switches the first switching transistor 11 , the second switching transistor 12 , the third switching transistor 13 and the third switching transistor 11 through the first control pin, the second control pin, the third control pin and the fourth control pin of the GPIO interface.
  • the control terminals of the four switching transistors 14 output level signals or control signals to control the on or off of the first switching transistor 11 , the second switching transistor 12 , the third switching transistor 13 and the fourth switching transistor 14 .
  • the charging protocol chip 130 communicates with the external device through the second protocol identification channel, thereby performing Charging protocol identification determines whether the external device supports the corresponding charging protocol (such as SCP protocol). For details, see the above content. If the charging protocol identification is successful, the charging protocol chip 130 sends an indication that the charging protocol identification is successful to the controller 120.
  • the charging protocol chip 130 sends an indication that the charging protocol identification is successful to the controller 120.
  • the controller 120 determines whether to start fast charging to charge the external device according to the current status of the battery 160, such as remaining power, current output voltage, etc. For example, when the remaining battery power is greater than a set threshold (for example, 30%), it is determined to start fast charging.
  • the charging protocol chip 130 sends an enable signal to the voltage conversion circuit 150.
  • the voltage conversion circuit 150 charges the external device through the external interface 140 according to the charging voltage and current determined by the charging protocol chip 130. Perform fast charging.
  • the charging protocol chip 130 sends an indication of the charging protocol identification failure to the controller 120, and the controller 120 changes the first control pin, the second control pin, and the third control pin of the GPIO interface according to the instruction.
  • the level signal or control signal output by the fourth control pin makes the third switching transistor 13 and the fourth switching transistor 14 turn off, and the first switching transistor 11 and the second switching transistor 12 turn on, making the second protocol identification path Disconnected, the first protocol identification path is turned on.
  • the processor 110 communicates with the external device through the first protocol identification channel, thereby performing USB2.0 protocol identification and determining whether the external device is a USB2.0 device (refer to the above description for the USB2.0 identification process).
  • the processor 110 sends an instruction to unplug the USB 2.0 device to the controller 120 through, for example, the eSPI bus.
  • the controller 120 changes the level signal or control signal output by the first control pin, the second control pin, the third control pin, and the fourth control pin of the GPIO interface, so that the third switching transistor 13 and the fourth control pin
  • the switching transistor 14 is turned on, the first switching transistor 11 and the second switching transistor 12 are turned off, so that the second protocol identification path is turned on, and the first protocol identification path is turned off, waiting for the next access of the external device, and repeating the above identification process.
  • the first switching transistor 11 and the second switching transistor 12 may be PMOS transistors
  • the third switching transistor 13 and the fourth switching transistor 14 may be NMOS transistors.
  • the controller 120 is configured to pull up the level of the four pins of GIPO connected to the control end of the switching transistor by default (ie, output a high level), so that the first switching transistor 11 and the second switching transistor 12 are disconnected, and the third switch The transistor 13 and the fourth switching transistor 14 are turned on, so that the first protocol identification path is turned off and the second protocol identification path is turned on.
  • the controller 120 pulls down the level of the first control pin, the second control pin, the third control pin, and the fourth control pin of the GIPO interface (that is, outputs a low level), so that The first switching transistor 11 and the second switching transistor 12 are turned on, and the third switching transistor 13 and the fourth switching transistor 14 are turned off, so that the first protocol identification path is turned on and the second protocol identification path is turned off.
  • the controller 120 again raises the level of the first control pin, the second control pin, the third control pin, and the fourth control pin of the GIPO interface (ie, outputs a high level), The second protocol identification path is turned on by default, and the first protocol identification path is turned off by default.
  • the GPIO interface of the controller 120 uses four control pins to control the first to fourth switching transistors, in other embodiments, only one control pin may be used. pin to control the first to fourth switching transistors, or use two control pins to control the first to fourth switching transistors.
  • the control terminals of the first to fourth switching transistors are all connected to the control pin, and the level output by the control pin causes the first to second switching transistors to be turned on, and the third and fourth switching transistors are turned on.
  • the switching transistor turns off, Or the third and fourth switching transistors are turned on, and the first to second switching transistors are turned off.
  • the first and second switching transistors are of the same type
  • the third and fourth switching transistors are of the same type
  • the first and third switching transistors are of opposite types.
  • the aforementioned exemplary first switching transistor 11 and second switching transistor 12 may be PMOS transistors
  • the third switching transistor 13 and fourth switching transistor 14 may be NMOS transistors.
  • the first switching transistor 11 and the second switching transistor 12 may be NMOS transistors, and the third switching transistor 13 and the fourth switching transistor 14 may be PMOS transistors. In this way, only one control pin is needed to control the four switching transistors, which reduces the pin occupation of the controller GPIO interface and the control signal is relatively simple.
  • the control terminals of the first to second switching transistors are connected to the first control pin, and the control terminals of the third to fourth switching transistors are connected to the second control pin.
  • the level output by the second control pin causes the first to second switching transistors to turn on and the third and fourth switching transistors to turn off, or the third and fourth switching transistors to turn off and turn on and the first to second switching transistors turn on. Shut down. At this time, it is sufficient that the first and second switching transistors are of the same type, and the third and fourth switching transistors are of the same type. There is no need for the first and third switching transistors to be of opposite types.
  • the first switching transistor 11 and the second switching transistor 12 may be PMOS transistors, and the third switching transistor 13 and the fourth switching transistor 14 may be PMOS transistors.
  • the first switching transistor 11 and the second switching transistor 12 may be NMOS transistors, and the third switching transistor 13 and the fourth switching transistor 14 may be NMOS transistors.
  • the first switching transistor 11 and the second switching transistor 12 may be PMOS transistors, and the third switching transistor 13 and the fourth switching transistor 14 may be NMOS transistors.
  • the first switching transistor 11 and the second switching transistor 12 may be NMOS transistors, and the third switching transistor 13 and the fourth switching transistor 14 may be PMOS transistors.
  • the above control effect can be achieved by simply adjusting the level of the controller control pin output according to the type of switching transistor.
  • the types of the first to fourth switching transistors may all be P-type or N-type and do not need to be the same.
  • FIG. 12 is a schematic diagram illustrating another switch circuit of an electronic device according to an embodiment of the present application.
  • the switching circuit 170 includes four switching devices 20 .
  • the switching device 20 includes a first switch chip 21 , a second switch chip 22 , a third switch chip 23 and a fourth switch chip 24 .
  • the first switch chip 21, the second switch chip 22, the third switch chip 23 and the fourth switch chip 24 each include a first terminal, a second terminal and a control terminal.
  • the first end of the first switch chip 21 is connected to the first data pin 141 of the external interface 140, the second end is connected to the first data pin 111 of the processor 110, and the control end is connected to the general input and output interface of the controller 120 ( The first control pin of GPIO is connected.
  • the first end of the second switch chip 22 is connected to the second data pin 142 of the external interface 140, the second end is connected to the second data pin 112 of the processor 110, and the control end is connected to the general input and output interface of the controller 120 ( GPIO) second control pin connection.
  • the first end of the third switch chip 23 is connected to the first data pin 111 of the external interface 140 , the second end is connected to the first data pin 131 of the charging protocol chip 130 , and the control end is connected to the general input and output interface of the controller 120 (GPIO) third control pin connection.
  • the first end of the fourth switch chip 24 is connected to the second data pin 142 of the external interface 140 , the second end is connected to the second data pin 142 of the charging protocol chip 130 , and the control end is connected to the general input and output interface of the controller 120 (GPIO) fourth control pin connection.
  • the controller 120 controls the first switch chip 21 , the second switch chip 22 , the third switch chip 23 and the third switch chip 21 through the first control pin, the second control pin, the third control pin and the fourth control pin of the GPIO interface.
  • the control terminals of the four switch chips 24 output level signals or control signals to control the first switch chip 21, The second switch chip 22, the third switch chip 23 and the fourth switch chip 24 are turned on and off.
  • the working principle of the switching circuit of the electronic device shown in FIG. 12 is similar to the working principle of the switching circuit of the electronic device shown in FIG. 11 , and will not be described again here.
  • FIG. 13 is a schematic diagram illustrating yet another switch circuit connected to an electronic device according to an embodiment of the present application.
  • the switching circuit 170 includes two switching devices 30 .
  • the switching device 30 includes a first switch chip 31 and a second switch chip 32 .
  • Both the first switch chip 31 and the second switch chip 32 include two input terminals, two output terminals and a control terminal.
  • the two input terminals of the first switch chip 31 are respectively connected to the first data pin 141 and the second data pin 142 of the external interface 140
  • the two output terminals are respectively connected to the first data pin 111 and the second data pin 111 of the processor 110 .
  • the data pin 112 is connected to form a first protocol identification path.
  • the two input terminals of the second switch chip 32 are respectively connected to the first data pin 141 and the second data pin 142 of the external interface 140 , and the two output terminals are respectively connected to the first data pin 111 and the second data pin 111 of the charging protocol chip 130 .
  • the two data pins 112 are connected to form a second protocol identification path.
  • the control terminals of the first switch chip 31 and the second switch chip 32 are respectively connected to the first control pin and the second control pin of the GPIO interface of the controller 120 .
  • the controller 120 applies control signals to the control terminals of the first switch chip 31 and the second switch chip 32, thereby controlling the on and off of the first switch chip 31 and the second switch chip 32, thereby controlling the first and second protocols. Identifies whether a path is on or off.
  • the working principle of the switching circuit of the electronic device shown in FIG. 13 is similar to the working principle of the switching circuit of the electronic device shown in FIG. 11 , and will not be described again here.
  • FIG. 14 is a schematic diagram illustrating yet another switch circuit of an electronic device according to an embodiment of the present application.
  • the switch circuit 170 includes one switch chip 40 .
  • the switch chip includes four input terminals, four output terminals, and two/four control terminals (the example in Figure 14 is two control terminals).
  • the two input terminals of the switch chip 40 are respectively connected to the first data pin 141 and the second data pin 142 of the external interface 140, and the two output terminals are respectively connected to the first data pin 111 and the second data pin of the processor 110.
  • Pin 112 is connected to form a first protocol recognition path.
  • the other two input terminals of the switch chip 40 are respectively connected to the first data pin 141 and the second data pin 142 of the external interface 140, and the other two output terminals are respectively connected to the first data pin 111 and the second data pin 111 of the charging protocol chip 130.
  • the two data pins 112 are connected to form a second protocol identification path.
  • the two/four control terminals of the switch chip 40 are respectively connected to the 2/4 control pins of the GPIO interface of the controller 120 .
  • the controller 120 applies a control signal to the control end of the switch chip 40 to control the on or off of the first and second protocol identification paths.
  • the working principle of the switching circuit of the electronic device shown in FIG. 14 is similar to the working principle of the switching circuit of the electronic device shown in FIG. 11 , and will not be described again here.
  • the controller 120 and the switch circuit 170 are configured so that the second protocol identification path (ie, the charging protocol identification path) is turned on by default.
  • the charging protocol is first identified.
  • the second protocol identification path is disconnected through the controller 120 and the switch circuit 170, and the first protocol identification path is turned on.
  • the USB 2.0 device is unplugged from the USB interface 140, the second protocol identification path is turned on by default again through the controller 120 and the switch circuit 170, waiting for the next access of an external device.
  • not only terminals supporting the SCP protocol, etc. can be quickly charged through the external interface, but the recognition of USB2.0 devices will not be affected.
  • the embodiment of the present application also provides a device identification method.
  • the device identification method can be applied to the electronic device in this embodiment and has the same beneficial effects.
  • the device identification method will be introduced below with reference to the electronic devices shown in Figures 8, 9 and 11.
  • the device identification method can be implemented through the following steps:
  • the controller controls the switch circuit so that the second protocol identification path is turned on by default and the first protocol identification path is turned off by default.
  • the controller 140 is configured to pull up the level of the first control pin, the second control pin, the third control pin, and the fourth control pin of GIPO by default (ie, output a high level), so that the first switch The transistor 11 (PMOS) and the second switching transistor 12 (PMOS) are turned off, and the third switching transistor 13 (NMOS) and the fourth switching transistor 14 (NMOS) are turned on, so that the first protocol identification path is turned off, and the second protocol Identify path continuity.
  • default ie, output a high level
  • the charging protocol chip communicates with the external device, performs charging protocol detection, and feeds the detection results back to the controller.
  • the charging protocol chip 130 completes a handshake with the terminal 201 to be charged through a handshake channel, and then provides a Vbus voltage of, for example, 5V to the power pin/power channel. Then, after the terminal to be charged 201 identifies the electronic device 100 as a DCP (Dedicated Charging Port, dedicated charging interface) device based on the BC1.2 protocol (Battery Charging v1.2), the charging protocol chip 130 performs charging protocol detection and sends the detection result Feedback to controller 120. For example, the charging protocol chip 130 sends an indication of success or failure of charging protocol detection to the controller 120 through the I2C bus.
  • DCP Dedicated Charging Port, dedicated charging interface
  • BC1.2 Battery Charging v1.2
  • step S1503 is entered; otherwise, step S1505 is entered.
  • the controller determines whether to start fast charging based on the battery power.
  • the controller 120 determines whether to activate fast charging based on the current power of the battery 160 . For example, when the current power of the battery 160 is greater than the set threshold, the controller 120 determines to start fast charging.
  • step S1504 is entered, otherwise step S1505 is entered.
  • the charging protocol chip communicates charging information with the terminal, and after communicating the charging information, sends an enable signal to the voltage conversion circuit to start fast charging.
  • the charging protocol chip 210 of the terminal determines the required charging voltage and current according to the current circuit of the battery 220, and then sends them to the charging protocol chip 130.
  • the charging protocol chip 130 sends an enable signal to the voltage conversion circuit 150.
  • the voltage conversion circuit 150 performs fast charging on the external device through the USB interface 140 according to the charging voltage and current determined by the charging protocol chip 130.
  • the controller controls the switch circuit to disconnect the second protocol path and open the first protocol identification path.
  • the charging protocol chip 130 sends an instruction to the controller 120 indicating that the charging protocol recognition fails or fast charging is not started.
  • the controller 120 changes the first control pin, the second control pin, and the third control pin of the GPIO interface according to the instruction.
  • the level signal or control signal output by the fourth control pin makes the third switching transistor 13 and the fourth switching transistor 14 turn off, and the first switching transistor 11 and the second switching transistor 12 turn on, making the second protocol identification path Disconnected, the first protocol identification path is turned on.
  • the processor 110 communicates with the external device through the first protocol identification channel, thereby performing USB2.0 protocol identification and determining whether the external device is a USB2.0 device.
  • the external device is determined to be a USB2.0 device, subsequent operations are performed based on the device type, such as data reading or storage.
  • the processor notifies the controller that the USB2.0 device is unplugged.
  • the processor 110 sends an instruction to unplug the USB 2.0 device to the controller 120 through, for example, the eSPI bus.
  • the controller 120 changes the level signal or control signal output by the first control pin, the second control pin, the third control pin, and the fourth control pin of the GPIO interface, so that the third switching transistor 13 and the fourth switching transistor 14 are turned on, and the first switching transistor 11 and the second switching transistor 12 are turned off, so that the second protocol identification path is turned on and the first protocol identification path is turned off.
  • the above example only shows the flow of a device identification method, but does not constitute a limitation of the present application.
  • the device identification method may not include the above step S1503, or the above steps S1502 and S1504 may be combined into one step.
  • the electronic device includes corresponding hardware and/or software modules that perform each function.
  • the present application can be implemented in the form of hardware or a combination of hardware and computer software. Whether a function is performed by hardware or computer software driving the hardware depends on the specific application and design constraints of the technical solution. Those skilled in the art can use different methods to implement the described functions in conjunction with the embodiments for each specific application, but such implementations should not be considered to be beyond the scope of this application.
  • FIG. 16 shows a schematic block diagram of a device 500 according to an embodiment of the present application.
  • the apparatus 500 may include a processor 501 and a transceiver/transceiver pin 502 and, optionally, a memory 503 .
  • bus 504 includes, in addition to a data bus, a power bus, a control bus, and a status signal bus.
  • bus 504 includes, in addition to a data bus, a power bus, a control bus, and a status signal bus.
  • various buses are referred to as bus 504 in the figure.
  • the memory 503 may be used for instructions in the foregoing method embodiments.
  • the processor 501 can be used to execute instructions in the memory 503, and control the receiving pin to receive signals, and control the transmitting pin to send signals.
  • the device 500 may be the electronic device or a chip of the electronic device in the above method embodiment.
  • the above steps performed by the electronic device 100 in the device identification method provided by the embodiments of the present application can also be performed by a chip system included in the electronic device 100, where the chip system can include a processor and a Bluetooth chip.
  • the chip system can be coupled with a memory, so that when the chip system is running, it calls the computer program stored in the memory to implement the steps performed by the electronic device 100 .
  • the processor in the chip system may be an application processor or a non-application processor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Power Sources (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)

Abstract

本申请提供了一种电子设备、设备识别方法和充电系统，涉及电子技术领域。该电子设备包括：处理器、控制器、充电协议芯片、外部接口和开关电路；该处理器、充电协议芯片和外部接口均包括数据引脚单元，处理器的数据引脚单元、充电协议芯片的数据引脚单元、外部接口的数据引脚单元、控制器分别电连接至开关电路；控制器用于控制开关电路，使外部接口的数据引脚单元与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中之一导通，与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中另一断开，这样外部接口仅与处理器和充电协议芯片其中之一进行电连接，使得充电协议芯片和处理器彼此不会对对方的外部设备的识别过程造成干扰。

Description

电子设备、设备识别方法及充电系统
本申请要求于2022年07月27日提交中国国家知识产权局、申请号为202210892907.8、申请名称为“电子设备、设备识别方法及充电系统”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本申请涉及电子技术领域，尤其涉及一种电子设备、设备识别方法及充电系统。
背景技术
目前诸如笔记本、手机、平板等设备已经成为人们日常生活工作中的常用设备，这些设备都需要在电池电量快耗尽时进行充电以补充电量。因此人们需要携带各种设备的充电线和充电器，这带来了诸多不便。
虽然可以通过笔记本的通用串行总线(universal serial bus，USB)接口为手机、平板等终端进行充电，但是目前笔记本并不支持手机、平板等设备所使用的快充协议，因此充电速度很慢，无法为手机、平板等快速补电。
发明内容
为了解决上述技术问题，本申请提供一种电子设备、设备识别方法及充电系统。在该电子设备中，增加充电协议芯片，以可以对外提供快充功能，并且电子设备的外部接口在同一时间仅与处理器和充电协议芯片其中之一电连接，使得在对外部设备进行识别时充电协议芯片和处理器不会对彼此造成干扰，从而使电子设备可以在对外实现快充的同时不影响对USB2.0设备的识别。
第一方面，本申请提供一种电子设备，该电子设备包括：处理器、控制器、充电协议芯片、外部接口和开关电路；处理器、充电协议芯片和外部接口均包括数据引脚单元；处理器的数据引脚单元、充电协议芯片的数据引脚单元、外部接口的数据引脚单元、控制器分别电连接至开关电路；控制器用于控制开关电路，使外部接口的数据引脚单元与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中之一导通，与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中另一断开。其中，数据引脚单元可以包括一个数据引脚，也可以包括多个数据引脚，外部接口的数据引脚单元与处理器的数据引脚单元之间可以形成第一协议识别通路，第一协议识别通路例如为USB2.0协议识别通路。外部接口的数据引脚单元与充电协议芯片的数据引脚单元之间可以形成第二协议识别通路，第二协议识别通路例如为SCP/FCP协议识别通路。通过控制器控制开关电路可以使得第一协议识别通路和第二协议识别通路其中之一导通时，其中另一关断。
根据第一方面的电子设备，增加了充电协议芯片，使得可以对外部设备提供快充功能，并且当外部设备电连接至外部接口时，由于处理器和充电协议芯片仅其中之一与外 部接口电连接，因此在对外部设备进行识别或与外部设备进行交互时，充电协议芯片和处理器彼此不会对对方造成干扰，因而电子设备既可以实现对外部设备的快充，又不影响对USB2.0设备的识别。
根据第一方面，或者以上第一方面的任意一种实现方式，外部接口用于与外部设备电连接；处理器用于在外部接口与外部设备电连接，且处理器的数据引脚单元与外部接口的引脚单元导通时，对外部设备进行第一协议识别；充电协议芯片用于在外部接口与外部设备电连接，且充电协议芯片的数据引脚单元与外部接口的引脚单元导通时，对外部设备进行第二协议识别；处理器和充电协议芯片分别与控制器电连接，用于向控制器发送表示协议识别成功或失败的指示；控制器用于在接收到处理器发送的表示第一协议识别成功的指示后，继续控制开关电路使外部接口的数据引脚单元与处理器的数据引脚单元导通，与充电协议芯片的数据引脚单元断开，以及在接收到处理器发送的表示第一协议识别失败的指示后，控制开关电路使外部接口的数据引脚单元与处理器的数据引脚单元断开，与充电协议芯片的数据引脚单元导通；控制器用于在接收到充电协议芯片发送的表示第二协议识别成功的指示后，继续控制开关电路使外部接口的数据引脚单元与充电协议芯片的数据引脚单元导通，与处理器的数据引脚单元断开，以及在接收到充电协议芯片发送的表示第二协议识别失败的指示后，控制开关电路使外部接口的数据引脚单元与充电协议芯片的数据引脚单元断开，与处理器的数据引脚单元导通。这样，控制器可以根据处理器或充电协议芯片的识别成功或失败的指示，对开关电路进行控制，在处理器或充电协议芯片识别成功时，控制开关电路继续导通相应的协议识别通路，在识别失败时，控制开关电路切换至另一协议识别通路，使得电子设备既可以实现对外部设备的快充，又不影响对USB2.0设备的识别。
根据第一方面，或者以上第一方面的任意一种实现方式，控制器控制开关电路使外部接口的数据引脚单元与充电协议芯片的数据引脚单元导通，与处理器的数据引脚单元断开；以及在接收到充电协议芯片发送的表示第二协议识别失败的指示后，控制开关电路使外部接口的数据引脚单元与充电协议芯片的数据引脚单元断开，与处理器的数据引脚单元导通。控制器控制开关电路默认先导通外部接口与充电协议芯片，先对外部设备进行第二协议(例如充电协议)识别，在第二协议识别失败之后，再对外部设备进行第一协议识别，这样由于先对外部设备进行第二协议识别，在第二协议对识别过程有时长要求的情形中，可以避免出现识别时长超过第二协议识别所设定的时长导致的协议识别失败或出错的情形。
根据第一方面，或者以上第一方面的任意一种实现方式，该电子设备还包括电压转换电路和电池，外部接口还包括电源引脚；电池通过电压转换电路与外部接口的电源引脚电连接；充电协议芯片与电压转换电路连接，用于在充电协议芯片议识别成功之后向电压转换电路发送使能信号，使电压转换电路向外部接口的电源引脚提供设定电压。这样，电子设备可以根据待充电设备的需求提供需要充电电压，实现对外部设备的快充。
根据第一方面，或者以上第一方面的任意一种实现方式，控制器还用于在接收到充电协议芯片发送的表示第二协议识别成功的指示后，获取电池的电量信息，并根据电池电量信息向充电协议芯片发送启动快充或不启动快充的指示。这样，可以根据电子设备的电池电量确定是否对外部设备进行快充，避免由于电量过低导致快充无法进行或者影响电子设备的使用。
根据第一方面，或者以上第一方面的任意一种实现方式，控制器在电池的电量大于设定阈值时向充电协议芯片发送启动快充的指示，在电池的电量小于等于设定阈值时向充电协议芯片发送不启动快充的指示。这样，可以根据电子设备的电池电量确定是否对外部设备进行快充，避免由于电量过低导致快充无法进行或者影响电子设备的使用。
根据第一方面，或者以上第一方面的任意一种实现方式，当外部设备为支持第一协议的设备，且外部设备从外部接口拔出后，处理器还用于在外部设备拔出后，向控制器发送外部设备拔出的指示，控制器根据外部设备拔出的指示，控制开关电路使外部接口的数据引脚单元与处理器的数据引脚单元断开，与充电协议芯片的数据引脚单元导通。这样，在外部设备拔出后，控制器控制开关电路默认先导通外部接口与充电协议芯片，先对外部设备进行第二协议(例如充电协议)识别，从而在第二协议对识别过程有时长要求的情形中，可以避免出现识别时长超过第二协议识别所设定的时长导致的协议识别失败或出错的情形。
根据第一方面，或者以上第一方面的任意一种实现方式，开关电路包括开关芯片，处理器的数据引脚单元、充电协议芯片的数据引脚单元、外部接口的数据引脚单元、控制器分别电连接至开关芯片。这样通过一个开关芯片即可实现对外部接口、处理器和充电协议芯片的数据引脚单元之间的电连接控制，保证在外部设备识别过程中处理器和充电协议芯片彼此不会造成干扰。
根据第一方面，或者以上第一方面的任意一种实现方式，开关电路包括第一开关单元和第二开关单元；处理器的数据引脚单元、外部接口的数据引脚单元、控制器分别电连接至第一开关单元，控制器用于控制第一开关单元以使外部接口的数据引脚单元与处理器的数据引脚单元导通或断开；充电协议芯片的数据引脚单元、外部接口的数据引脚单元、控制器分别电连接至第二开关单元，控制器用于控制第二开关单元以使外部接口的数据引脚单元与充电协议芯片的数据引脚单元导通或断开。这样通过第一开关单元和第二开关单元分别对处理器和充电协议芯片与外部接口的电连接进行控制，保证在外部设备识别过程中处理器和充电协议芯片彼此不会造成干扰。
根据第一方面，或者以上第一方面的任意一种实现方式，第一开关单元和第二开关单元均包括开关芯片。第一开关单元和第二开关单元均可以实现开关芯片，可以根据需 要选择合适的芯片来对处理器和充电协议芯片与外部接口的电连接进行控制。
根据第一方面，或者以上第一方面的任意一种实现方式，数据引脚单元包括第一数据引脚和第二数据引脚；开关电路包括第一至第四开关单元；处理器的第一数据引脚、外部接口的第一数据引脚、控制器分别电连接至第一开关单元，控制器用于控制第一开关单元以使外部接口的第一数据引脚与处理器的第一数据引脚导通或断开；处理器的第二数据引脚、外部接口的第二数据引脚、控制器分别电连接至第二开关单元，控制器用于控制第二开关单元以使外部接口的第二数据引脚与处理器的第二数据引脚导通或断开；充电协议芯片的第一数据引脚、外部接口的第一数据引脚、控制器分别电连接至第三开关单元，控制器用于控制第三开关单元以使外部接口的第一数据引脚与充电协议芯片的第一数据引脚导通或断开；充电协议芯片的第二数据引脚、外部接口的第二数据引脚、控制器分别电连接至第四开关单元，控制器用于控制第四开关单元以使外部接口的第二数据引脚与充电协议芯片的第二数据引脚导通或断开。这样，在数据引脚单元包括两个数据引脚的情形中，可以通过四个开关单元来分别对处理器和充电协议芯片与外部接口的电连接进行控制，保证在外部设备识别过程中处理器和充电协议芯片彼此不会造成干扰。
根据第一方面，或者以上第一方面的任意一种实现方式，第一至第四开关单元均包括开关芯片或MOS晶体管。这样可以根据需要选择合适的开关芯片或MOS晶体管来对处理器和充电协议芯片与外部接口的电连接进行控制。
根据第一方面，或者以上第一方面的任意一种实现方式，第一开关单元包括PMOS晶体管，第二开关单元包括PMOS晶体管，第三开关单元包括NMOS晶体管，第四开关单元包括NMOS晶体管。这样第一开关单元和第二开关单元晶体管类型相同，第三开关单元和第四开关单元晶体管类型相同，且与第一开关单元和第二开关单元相反，因此通过一个开关信号或相同的开关信号即可实现对四个开关单元的控制，例如通过同一个高电平信号即可导通第三和第四开关单元，并关断第一和第二开关单元，通过同一低电平信号即可关断第三和第四开关单元，并导通第一和第二开关单元，使得控制过程简单化。
根据第一方面，或者以上第一方面的任意一种实现方式，第一协议包括USB2.0协议，第二协议包括SCP/FCP快充协议。这样使得电子设备可以实现对外部设备的SCP/FCP快充，又不影响对USB2.0设备的识别。
根据第一方面，或者以上第一方面的任意一种实现方式，数据引脚单元包括DP引脚或DM引脚。这样，通过DP引脚和DM引脚进行协议通信时，电子设备均可以实现对外部设备的快充，又不影响对USB2.0设备的识别。
第二方面，本申请提供一种设备识别方法，应用于第一方面的电子设备，该设备识 别方法包括：
控制器控制开关电路，使外部接口的数据引脚单元与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中之一导通，与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中另一断开；
处理器和充电协议芯片其中之一对外部接口所连接的外部设备的类型进行识别，其中外部设备的类型例如包括支持第一协议的外部设备和支持第二协议外部设备，示例性地，外部设备包括USB2.0设备和待充电终端；
在处理器和充电协议芯片其中之一识别失败之后，控制器控制开关电路，使外部接口的数据引脚单元与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中之一断开，与处理器的数据引脚单元和充电协议芯片的数据引脚单元其中另一导通；
处理器和充电协议芯片其中另一对外部接口所连接的外部设备的类型进行识别。
根据第二方面的设备识别方法，当外部设备电连接至外部接口时，由于处理器和充电协议芯片仅其中之一与外部接口电连接，因此在对外部设备进行识别或与外部设备进行交互时，充电协议芯片和处理器彼此不会对对方造成干扰，因而电子设备既可以实现对外部设备的快充，又不影响对USB2.0设备的识别。
根据第二方面，或者以上第二方面的任意一种实现方式，控制器控制开关电路，使外部接口的数据引脚单元与充电协议芯片的数据引脚单元导通，与处理器的数据引脚单元断开；充电协议芯片对外部设备的类型进行识别；在充电协议芯片识别失败之后，控制器控制开关电路，使外部接口的数据引脚单元与充电协议芯片的数据引脚单元其中之一断开，与处理器的数据引脚单元的数据引脚单元导通；处理器对外部设备的类型进行识别。这样由于先对外部设备进行第二协议识别，在第二协议对识别过程有时长要求的情形中，可以避免出现识别时长超过第二协议识别所设定的时长导致的协议识别失败或出错的情形。
根据第二方面，或者以上第二方面的任意一种实现方式，在所述外部接口所连接的外部设备为所述处理器所对应的类型时，该设备识别方法还包括：处理器在外部设备拔出之后向控制器发送外部设备拔出的指示；控制器在接收到外部设备拔出的指示后，控制开关电路，使外部接口的数据引脚单元与充电协议芯片的数据引脚单元导通，与处理器的数据引脚单元断开。这样，在外部设备拔出后，控制器控制开关电路默认先导通外部接口与充电协议芯片，先对外部设备进行第二协议(例如充电协议)识别，从而在第二协议对识别过程有时长要求的情形中，可以避免出现识别时长超过第二协议识别所设定的时长导致的协议识别失败或出错的情形。
第三方面，本申请提供一种充电系统，包括第一方面的电子设备和终端；终端包括充电接口和电池；充电接口与外部接口电连接；电子设备通过外部接口和充电接口为终端内的电池充电。这样可以利用电子设备对终端进行快充，提高了充电的便利性。
第四方面，本申请提供了一种芯片，该芯片包括处理电路、收发管脚。其中，该收发管脚、和该处理电路通过内部连接通路互相通信，该处理电路执行第二方面或第二方面的任一种可能的实现方式中的方法，以控制接收管脚接收信号，以控制发送管脚发送信号。
附图说明
图1为示例性示出的应用场景示意图之一；
图2为示例性示出的应用于图1所示应用场景的电子设备的结构的示意图；
图3为示例性示出的USB2.0设备识别原理示意图；
图4-图6为示例性示出的SCP协议识别原理的示意图；
图7为示例性示出的根据本申请实施例的电子设备的结构的示意图；
图8为示例性示出的根据本申请实施例的电子设备与待充电终端的连接示意图；
图9为示例性示出的根据本申请实施例的电子设备与USB2.0设备的连接示意图；
图10为根据本申请实施例的一种外部接口的结构示意图；
图11为示例性示出的根据本申请实施例的电子设备的一开关电路的示意图；
图12为示例性示出的根据本申请实施例的电子设备的另一开关电路的示意图；
图13为示例性示出的根据本申请实施例的电子设备的又一开关电路的示意图；
图14为示例性示出的根据本申请实施例的电子设备的又一开关电路的示意图；
图15为示例性示出的根据本申请实施例的设备识别方法的流程示意图；
图16为示例性示出的根据本申请实施例的一种装置的示意性框图。
具体实施方式
下面将结合本申请实施例中的附图，对本申请实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例是本申请一部分实施例，而不是全部的实施例。基于本申请中的实施例，本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例，都属于本申请保护的范围。
本文中术语“和/或”，仅仅是一种描述关联对象的关联关系，表示可以存在三种关系，例如，A和/或B，可以表示：单独存在A，同时存在A和B，单独存在B这三种情况。
本申请实施例的说明书和权利要求书中的术语“第一”和“第二”等是用于区别不同的对象，而不是用于描述对象的特定顺序。例如，第一目标对象和第二目标对象等是用于区别不同的目标对象，而不是用于描述目标对象的特定顺序。
在本申请实施例中，“示例性的”或者“例如”等词用于表示作例子、例证或说明。本申请实施例中被描述为“示例性的”或者“例如”的任何实施例或设计方案不应被解释为比其它实施例或设计方案更优选或更具优势。确切而言，使用“示例性的”或者“例如”等词旨在以具体方式呈现相关概念。
在本申请实施例的描述中，除非另有说明，“多个”的含义是指两个或两个以上。例如，多个处理单元是指两个或两个以上的处理单元；多个系统是指两个或两个以上的系统。
图1为示例性示出一种应用场景示意图。参照图1，示例性的，电子设备100可以例如为笔记本电脑等设备，其配置有例如Type-C型通用串行总线(universal serial bus，USB)接口的外部接口。通过该外部接口，电子设备100可以与外部设备200连接。参考图1中(1)，示例性的，外部设备200可以为诸如手机、平板等的待充电终端。参考图1中(2)，示例性的，外部设备200还可以为诸如U盘、移动硬盘等USB2.0设备。其中，USB2.0设备即为支持USB2.0协议的存储设备或电子设备。在图1所示的应用场景中，电子设备100通过外部接口可以为诸如手机或平板的待充电终端201快速充电，也可以与诸如U盘或移动硬盘、作为硬盘使用的电子设备、或者其它类型的USB2.0设备202进行通信或数据交互，以实现通信、数据读取或存储等功能。
在图1所示的应用场景中，电子设备100可以为诸如手机或平板的待充电终端201提供快充功能。在本申请中快充指的是采用充电功率大于10W，例如可以为18W、22.5W、40W、60W、100W等的充电模式进行充电。在一种实现方式中，电子设备100支持超级充电协议/快速充电协议(Super Charge Protocol，SCP)/Fast Charger Protocol，FCP)。通过外部接口，电子设备100可以为支持SCP/FCP协议的待充电终端201进行快充。
图2为示例性示出的应用于图1所示应用场景的电子设备100的结构的示意图。参考图2，电子设备100包括处理器110、控制器120、充电协议芯片130、外部接口140、电压转换电路150和电池160。外部接口140示例性可以为type-C型USB接口。在图2所示电子设备100中，处理器110包括第一数据引脚111(例如DP或D+)和第二数据引脚例如(例如DM或D-)。充电协议芯片130包括第一数据引脚131(例如DP或D+)和第二数据引脚132(例如DM或D-)。外部接口140包括第一数据引脚141(例如DP或D+)和第二数据引脚142(例如DM或D-)。一方面外部接口140的第一数据引脚141和第二数据引脚142分别与处理器110的第一数据引脚111和第二数据引脚112连接，形成第一协议识别通路。第一协议识别通路例如为USB2.0设备协议识别通路。另一方面外部接口140的第一数据引脚141第二数据引脚142又分别与充电协议芯片130的第一数据引脚131和第二数据引脚132连接，形成第二协议识别通路。第二协议识别通路例如为快充协议识别通路。
基于USB2.0协议，处理器110的第一数据引脚111和第二数据引脚112分别通过例如15K欧姆的下拉电阻R接地。基于SCP/FCP协议，充电协议芯片130的第一数据引脚131和第二数据引脚132分别通过例如15K欧姆的下拉电阻R接地。在外部设备200接入外部接口140后，电子设备100的USB2.0协议和SCP/FCP协议都是通过电子设备100内的下拉电阻配置电平做来进行设备识别的。
具体地，例如处理器110通过检测处理器110的第一数据数据引脚111和第二数据引脚112的电平来判断接入外部接口140的设备是否为USB2.0设备。充电协议芯片130通过检测充电协议芯片130的第一数据引脚131和第二数据引脚132的电平来判断接入外部接口140的设备是否为支持SCP/FCP协议的终端设备。
图3为示例性示出的USB2.0设备识别原理示意图。参考图3中(1)，处理器110的数据引脚DP和DM分别通过下拉电阻接地。参考图3中(2)，USB高速/全速设备包括USB2.0协议芯片和数据引脚DP和DM，并且DP引脚通过上拉电阻连接电源Vcc。 参考图3中(3)，USB低速设备包括USB2.0协议芯片和数据引脚DP和DM，并且DM引脚通过上拉电阻连接电源Vcc。其中，上述上拉电阻的阻值例如为1.5KΩ。
当电子设备100没有连接外部设备200时，与DP引脚和DM引脚连接的下拉电阻使得这两条数据线的电压都是近地的(参见图3中(1))。当全速/高速设备与电子设备100连接以后，处理器110的数据引脚DP连接的下拉电阻和外部设备200的数据引脚DP连接的上拉电阻构成分压器。由于下拉电阻的阻值是15KΩ，上拉电阻的阻值是1.5KΩ，所以在处理器110的数据引脚DP上会出现大小为(Vcc*15/(15+1.5))的直流高电平电压。当处理器110探测到DP引脚电压已经接近高电平，而DM引脚保持接地时，就可确定接入了全速/高速USB2.0设备。相对应，当处理器110探测到DM引脚电压已经接近高电平，而DP引脚保持接地时，就可确定接入了低速USB2.0设备。
应当理解上述USB2.0设备的识别过程/方法仅是一个示例，本申请实施例可以基于上述原理或类似原理采用其它方式进行识别。
SCP协议检测过程会先通过BC1.2检测充电接口是否为专用充电接口(DCP接口)。下面结合图4-图6对SCP协议的检测原理进行示例性说明。
图4-图6为示例性示出的SCP协议识别原理示意图。充电协议BC1.2(BatteryChargingSpecification 1.2)定义3种接口类型：
标准下行接口(SDP,Standard Downstream Port)，这种接口支持USB协议，挂起时最大电流为2.5mA，连接且非挂起装置时为100mA。它的DP和DM引脚各有一只15k电阻连接到GND。
专用充电接口(DCP,Dedicated Charging Port)，这种端口不支持任何数据传输，但能够提供1.5A以上的电流。这种类型的接口支持较高充电能力的墙上充电器和车载充电器，无需枚举。
充电下行接口(CDP,Charging Downstream Port)，这种接口既支持大电流充电(最大为1.5A)，也支持完全兼容USB 2.0的数据传输。它的DP和DM引脚具有通信所必需的15kΩ下拉电阻，也具有充电器检测阶段切换的内部电路。该内部电路允许设备将CDP与其它类型端口区分开来。
参考图4，其示出了终端PD(portable device，例如待充电终端201)的USB接口与外部接口连接后进行数据检测时的工作模式(图4中虚线区域)。数据检测的过程例如为：终端PD在VBUS有效后，使能DP引脚的电流源IDP_SRC和DM引脚的下拉电阻，然后终端PD检测到DP引脚，检测时间持续TDCD_DBNC(Data contact detect debounce min＝10ms)，然后关闭DP引脚的电流源IDP_SRC和DM引脚的下拉电阻。在此过程中如果终端PD没有连接到外部接口上(例如电子设备100的外部接口140)时，终端PD的DP引脚保持在高电平。其中，电流源IDP_SRC(7uA)的最小值要求能保证在最坏漏电流(RDAT_LKG和VDAT_LKG)情况下，使DP引脚保持在电平VLGC_HI(例如为4.0～3.6V)。当终端连接到SDP接口时，DP引脚被SDP接口的下拉电子RDP_DWN拉低。其中，电流源IDP_SRC(13uA)的最大值要求能保证在最坏漏电流(RDAT_LKG,VDAT_LKG和RDP_DWN)情况下，RDP_DWN使DP引脚保持在VLGC_LOW(Logic Low 0～0.8V)。因此，在VBUS有效后，使能DP引脚的电流源IDP_SRC和DM引脚的 下拉电阻，通过检测DP引脚的电平即可判断终端PD所连接的外部接口是否支持数据协议。
参考图5，其示出了终端PD的USB接口与DCP接口连接后进行主检测时的工作模式(图5中虚线区域)。主检测的过程例如为：终端设备PD打开DP引脚的电压源VDP_SRC(例如为0.5～0.7v)和DM引脚的电流源IDM_SINK(例如为25～175μA)。DP和DM引脚通过DCP接口内的短接电阻RDCP_DAT(Dedicated Charging Port resistance across D+/-max＝200Ω)短接，终端PD检测DM的电压是否达到VDP_SRC。终端PD在DM引脚的电压比较器比较DM电压和VDAT_REF(例如为0.25～0.4v)，如果DM引脚电压大于VDAT_REF，就可以确定终端PD连接到了充电接口上，然后通过二次检测确定是连接到DCP接口还是CDP接口。
参考图6，其示出了终端PD的USB接口与DCP接口连接后进行二次检测时的工作模式(图6中虚线区域)。二次检测的过程例如为：终端PD在DM引脚上使能电压源VDM_SRC，打开电流源IDP_SINK，然后比较DP引脚的电压和VDAT_REF的电压，因为DCP接口内部通过短接电阻RDCP_DAT短接了DP和DM引脚，所以电压源VDM_SRC的电压使得VDAT_REF<DP<VDM_SRC。因此当终端PD检测到VDAT_REF<DP引脚电压时，就可判断终端连接到了DCP接口上。
综上可知，在USB2.0设备协议识别和SCP协议识别的过程中，外部接口140的第一数据引脚和第二数据引脚的电平均会发生变化。而在图2所示的电子设备中，由于外部接口140的第一数据引脚141和第二数据引脚142与处理器110和充电协议芯片130的第一数据引脚和第二数据引脚均为直接连接(即第一和第二协议识别通路均处于导通状态)，并且采用相同的下拉电阻，因此彼此的下拉电阻会对对方的协议识别产生影响。例如，假如接入外部接口140的外部设备是诸如手机的待充电终端201，处理器110也可检测到其第一数据引脚和第二数据引脚的电平变化，导致外部设备被识别为USB2.0设备，或者对外部设备的充电协议识别造成干扰导致识别失败，这样导致电子设备100既无法正确识别USB2.0设备，也无法为诸如手机等的待充电终端快充。
基于此，本申请实施例提供一种电子设备、设备识别方法和充电系统，充电系统包括该电子设备和终端，其中，该电子设备可以为终端进行充电。通过在电子设备中增加充电协议芯片来为终端提供快充功能，并增加开关电路来控制USB2.0设备协议识别通路和快充协议识别通路的通断，使得同一时间仅USB2.0设备协议识别通路和快充协议识别通路其中之一导通，从而避免两个协议识别通路对彼此的干扰，这样一来外部接口既可以做SCP快充功能，又不影响USB2.0设备的识别。其中，电子设备可以为诸如笔记本电脑、一体机、台式机等配有外部接口的设备。终端可以是手机、笔记本电脑、平板电脑、个人数字助理(personal digital assistant，简称PDA)、车载电脑、电视、智能穿戴式设备(例如智能手表等)、媒体播放机、智能家居设备等待充电的终端，本申请实施例对上述终端的具体形式不作特殊限定。为了方便说明，本申请实施例均以电子设备是笔记本电脑，终端是手机为例进行说明。
应当理解的是，在上述说明中以SCP/FCP协议为例进行说明，实际上对于采用第一数据引脚和第二数据引脚进行充电协议通信的芯片，在同一外部接口实现USB2.0支持和 快充支持时均存在上述提到的问题，而本申请实施例提出的电子设备、设备识别方法在此情形中同样适用。下文中同样以SCP/FCP协议为例进行说明。
还应当理解的是，上述示例均以外接接口为type-C型USB接口，type-C型USB接口的DP引脚以及DM引脚为例进行的说明，但并不构成对本申请的限定，只要通过该接口中的引脚实现数据通信功能以及协议识别功能的接口均在本申请实施例的保护范围内。下文中同样以type-C型USB接口为例进行的说明。
图7为示例性示出的根据本申请实施例的电子设备的结构的示意图。参考图7，电子设备100包括处理器110、控制器120、充电协议芯片130、外部接口140、电压转换电路150、电池160和开关电路170。
应当理解的是，电子设备100还可以包括电源管理模块、天线，无线通信模块、鼠标、指示器、键盘、摄像头，显示屏、音频模块、扬声器、音箱接口、麦克风等模块中的一种或多种，或者还可以包括其它模块，在此不做具体限定。
处理器110可以包括一个或多个处理单元，例如：处理器110可以包括应用处理器，调制解调处理器，图形处理器GPU，ISP，存储器，视频编解码器，DSP，基带处理器，和/或NPU等。其中，不同的处理单元可以是独立的器件，也可以集成在一个或多个处理器中。
处理器110中还可以设置存储器，用于存储指令和数据。在一些实施例中，处理器110中的存储器为高速缓冲存储器。该存储器可以保存处理器110刚用过或循环使用的指令或数据。如果处理器10需要再次使用该指令或数据，可从所述存储器中直接调用。避免了重复存取，减少了处理器110的等待时间，因而提高了系统的效率。在一些实施例中，处理器110可以包括一个或多个接口。接口可以包括集成电路I2C接口，集成电路内置音频I2S接口、eSPI接口、PCM接口、UART接、MIPI,GPIO接口和/或USB接口等。
在本申请实施例中，处理器110包括第一数据引脚111和第二数据引脚112。处理器110通过第一数据引脚111和第二数据引脚112与外部接口140连接，从而与外部设备进行数据交互或通信。示例性地，基于USB2.0协议，处理器110的第一数据引脚111和第二数据引脚112分别通过例如15K欧姆的下拉电阻R接地。
控制器120例如为嵌入式控制器EC，其用于实现键盘控制，触摸板，电源管理，风扇控制等等的功能。控制器120可以包含独立运行的软件，存放在自己的非易失性介质中。在一些实施例中，控制器120可以包括一个或多个接口。接口可以包括通用输入输出接口(GPIO)、eSPI(Enhanced Serial Peripheral，增强型串行外围)接口、集成电路I2C接口等。控制器120可以通过例如eSPI接口和eSPI总线与处理器110进行连接和通信。控制器120还可以通过例如GPIO接口与开关电路170连接，以向开关电路170输出控制信号，实现对开关电路170的控制。控制器120还可以通过例如集成电路I2C接口与充电协议芯片130连接，与充电协议芯片130进行通信。
充电协议芯片130例如为支持SCP协议的快充协议芯片，用于进行快充协议识别和充电沟通。充电协议芯片130包括第一数据引脚131和第二数据引脚132。充电协议芯片130通过第一数据引脚131和第二数据引脚132与外部接口140连接，从而为外部设备进 行快充。示例性地，基于SCP/FCP协议，充电协议芯片130的第一数据引脚131和第二数据引脚132分别通过例如15K欧姆的下拉电阻R接地。
充电协议芯片130可以包括一个或多个接口。接口可以包括集成电路I2C接口等。充电协议芯片130通过例如I2C接口和I2C总线与控制器120连接。充电协议芯片130可以向控制器120发送快充协议识别成功或失败的指示或信号。充电协议芯片130还与电压转换电路150连接，用于在快充协议识别成功后，向电压转换电路150发送使能信号，使电压转换电路150向外部端口输出终端所需要的充电电压。
外部接口140示例性可以为type-C型USB接口。外部接口140包括过第一数据引脚141和第二数据引脚142。示例性地，外接口140还包括电源引脚VBUS和通信引脚。外部接口140的第一数据引脚141和第二数据引脚142，一方面分别与处理器110的第一数据引脚111和第二数据引脚112连接，形成第一协议识别通路(也即USB2.0设备协议识别通路)；另一方面又分别与充电协议芯片130的第一数据引脚131和第二数据引脚132连接，形成第二协议识别通路(也即快充协议识别通路)。
电池160通过电压转换电路150为外部接口140供电，从而为外部设备供电或充电。电池160还为处理器110、控制器120、充电协议芯片130等供电。
开关电路170设置在外部接口140的第一数据引脚141、第二数据引脚142和处理器110以及充电协议芯片130的第一数据引脚和第二数据引脚之间，并且与控制器120连接。开关电路170在控制器120的控制下使得同一时间仅第一协议识别通路和第二协议识别通路其中之一导通，从而避免两个协议识别通路对彼此的干扰。在本申请实施例中，开关电路170在控制器120的控制下默认第二协议识别通路导通，并且在快充协议识别失败后断开第二协议识别通路，并导通第一协议识别通路，随后进行USB2.0设备的识别。这样在开关电路170和控制器120的作用下，当外部设备接入外部接口140后，电子设备100可以先进行充电协议识别，再进行USB2.0设备识别，不仅使得外部接口140同时支持USB2.0设备和快充功能，还能避免USB2.0设备的识别和待充电终端的识别之间的干扰，提高了外部设备识别的准确度和识别速度。换言之，采用上述电子设备100，通过外部接口不仅可以对支持诸如SCP协议等的终端进行快充，而且不会影响USB2.0设备的识别。
下面对上述电子设备100的外部设备的识别过程/方法进行详细说明。
图8为示例性示出的根据本申请实施例的电子设备与待充电终端的连接示意图。参考图8，外部接口140包括第一数据引脚141(例如DP)、第二数据引脚142(例如DM)、第一通信引脚143(例如CC1)、第二通信引脚144(例如CC2)和电源引脚145(例如VBUS引脚)。充电协议芯片130内部设置有短接第一数据引脚141和第二数据引脚142的开关电路。第一通信引脚143和第二通信引脚144通过上拉电阻与电源VCC(例如5V)连接。待充电终端201包括充电协议芯片210、电池220和充电接口230。充电接口230包括第一数据引脚231(例如DP)、第二数据引脚232(例如DM)、第一通信引脚233(例如CC1)、第二通信引脚234(例如CC2)和电源引脚235(例如VBUS引脚)。第一通信引脚233和第二通信引脚234通过下拉电阻接地。
控制器120控制开关电路170默认打开充电协议芯片130与第一数据引脚141(例如 DP)、第二数据引脚142之间的第二协议通路。当待充电终端201接入电子设备100后，即待充电终端201的充电接口230与电子设备100的外部接口140连接后，电子设备100的电源引脚145与待充电终端201的电源引脚235连接，构成电源通道或充电通道，电子设备100通过该通道可以为待充电终端201供电。电子设备100的第一数据引脚141、第二数据引脚142分别与待充电终端201的第一数据引脚231、第二数据引脚232连接，构成协议通道。电子设备100通过协议通道与待充电终端201进行协议通信。电子设备100的第一通信引脚143、第二通信引脚144分别与待充电终端201的第一通信引脚233、第二通信引脚234连接，构成握手通道。电子设备100通过握手议通道与待充电终端201完成握手。
示例性地，在本申请实施例中，充电协议芯片130与充电协议芯片210采用例如SCP协议。当待充电终端201接入电子设备100后，电子设备100通过握手通道与待充电终端201完成握手(也即，充电协议芯片130与充电协议芯片210完成握手)，随后为电源引脚/电源通道提供例如5V的Vbus电压。电子设备100与待充电终端201的握手过程可以采用各种合适的握手协议完成。示例性地，例如在电子设备100的第一通信引脚143、第二通信引脚144连接有上拉电阻，待充电终端201的第一通信引脚233和第二通信引脚234连接有下拉电阻。在电子设备100与待充电终端201未连接之前，电子设备100的电源引脚145没有电压输出。当电子设备100与待充电终端201连接后，电子设备100的第一通信引脚143、第二通信引脚144分别与待充电终端201的第一通信引脚233、第二通信引脚234连接，构成分压器。充电协议芯片130通过检测第一通信引脚143、第二通信引脚144的电平来检测待充电终端201的第一通信引脚233和第二通信引脚234的下拉电阻，从而确定待充电终端201是否连接到外部接口140。随后电子设备100闭合电源引脚145的开关(图8中未示出)，输出例如5V的Vbus电源给待充电终端201。
当电子设备100通过握手通道与待充电终端201完成握手后，充电协议芯片130闭合短接第一数据引脚141和第二数据引脚142的开关电路，使第一数据引脚141和第二数据引脚142短接。待充电终端201基于BC1.2协议(Battery Charging v1.2)识别电子设备100是否为DCP(Dedicated Charging Port，专用充电接口)设备(SCP快充协议需要先通过BC1.2协议识别电子设备100是否为DCP设备)。
识别过程例如为：待充电终端201在电源引脚235上电后，先进行数据连接检测。数据连接检测的过程参见前述结合图4的描述，在此不再赘述。如果在设定时长内(例如300～900ms)没有检测数据协议支持，则待充电终端201会进行DCP检测。
DCP检测过程可以参考前述结合图5和图6的描述。例如可以为：首先，充电协议芯片210打开第一数据引脚231的电压源VDP_SRC(例如为0.5～0.7v，图8未示出，设置方式参见图5和图6)和第二数据引脚232引脚的电流源IDM_SINK(例如为25～175μA，图8未示出，设置方式参见图5和图6)。第一数据引脚231和第二数据引脚232通过充电协议芯片130内的短接电阻短接，充电协议芯片210检测第二数据引脚232的电压是否达到VDP_SRC。充电协议芯片210在第二数据引脚232的电压比较器(图8未示出，设置方式参见图5和图6)比较第二数据引脚232电压和VDAT_REF(例如为0.25～0.4v)，如果第二数据引脚232电压大于VDAT_REF，就可以确定待充电终端201连接到了充电 接口上，然后通过二次检测确定是连接到DCP接口还是CDP接口。
然后，充电协议芯片210在第二数据引脚232上使能电压源VDM_SRC(图8未示出，设置方式参见图5和图6)，打开电流源IDP_SINK(图8未示出，设置方式参见图5和图)，然后比较第一数据引脚231的电压和VDAT_REF的电压，因为第一数据引脚231和第二数据引脚232通过充电协议芯片130内的短接电阻短接，所以电压源VDM_SRC的电压使得VDAT_REF<DP<VDM_SRC。因此当充电协议芯片210检测到VDAT_REF<DP引脚电压时，就可判断待充电终端201连接到了DCP接口上。
与此同时，充电协议芯片130持续检测相关信号电平，并在一定时间后断开第一数据引脚141和第二数据引脚142之间的短接，并根据设定条件确定是否进入快充模式(例如SCP快充)。如果确定进入快充模式，充电协议芯片130与充电协议芯片130进行通讯调压，以确定待充电终端201所需要的充电电压和电流。
应当理解的是，上述识别过程所使用的握手电路、数据检测电路、DCP检测电路仅是示例性的，本本申请实施例不限于此，只要可以实现BC1.2和/或SCP协议的相应检测要求即可。
图9为示例性示出的根据本申请实施例的电子设备与USB2.0设备的连接示意图。参考图9，外部接口140包第一数据引脚141、第二数据引脚142和电源引脚145。USB2.0设备202包括USB2.0协议芯片240、存储单元250和USB接口260。USB接口260包括第一数据引脚261、第二数据引脚262和电源引脚263。基于USB2.0协议，USB2.0设备202则会根据传输速率的不同等级会在第一数据引脚261P或第二数据引脚262上连接例如1.5K欧姆的上拉电阻。USB2.0设备202的识别过程参见前述结合图3的描述，在此不再赘述。
当USB2.0设备202接入电子设备100后，即USB2.0设备202的USB接口260与电子设备100的外部接口140连接后，先进行充电协议检测，如前述内容所示，此处不再赘述。充电协议检测失败，控制器120控制开关电路170打开处理器110与第一数据引脚141、第二数据引脚142之间的协议通路。处理器110作为Host(主机设备)只要检测到USB2.0设备的上拉电阻，就可以通过第一数据引脚141、第二数据引脚142的电平变化识别到USB2.0设备及其速度类型，这一识别过程没有插入时间限制。
需要说明的是，当外部设备为USB2.0设备时，由于电子设备100会先进行快充协议检测，因此使得USB2.0设备的识别由一定延迟。然而该延迟对用户而言很难感知到，因此不会降低用户体验。
应当理解的是，本申请实施例不对外部接口140、充电接口230和USB接口260的类型进行限定，它们例如可包括Type C USB接口、TypeA USB接口等。
下面对当外部接口140、充电接口230和USB接口260为Type C USB接口时，各引脚的位置进行说明。下述示例不构成对本申请的限定。
参见图10，当外部接口140为Type C USB接口时，外部接口140包括A面和B面。A面包括VBUS1引脚(引脚A4)和VBUS2引脚(引脚A9)，B面包括VBUS2引脚(引脚B9)和VBUS1引脚(引脚B4)。A面的VBUS1引脚(引脚A4)与B面的VBUS1引脚(引脚B4)电连接，A面的VBUS2引脚(引脚A9)与B面的VBUS2引脚(引脚 B9)电连接。A面的VBUS1引脚(引脚A4)与B面的VBUS1引脚(引脚B4)为第一电源引脚，可用作电源引脚145、235、263。A面的VBUS2引脚(引脚A9)与B面的VBUS1引脚(引脚B4)为第二电源电引脚，可用作电源引脚145、235、263。在本申请实施例中，对于USB2.0协议或SCP协议，DP引脚(A面的引脚A6和B面的引脚B6)为第一数据引脚111、131、141、231、261，DM引脚(A面的引脚A7和B面的引脚B7)为第二数据引脚112、132、142、232、262；CC1引脚(A面的引脚A5)为第一通信引脚143、263，CC2引脚(B面的引脚B5)为第二通信引脚144、264。图10所示的外部接口140可实现电源线的灵活正反插，无论何种插入方向均可完成外部设备200的连接，无需额外设置正反插软硬件检测机制辅助，即可准确匹配电源通道、协议通道/数据通道和握手通道。
应当理解的是图10中的外部接口仅仅是示例性的，在本申请其它实施例中，外部接口140可以为其它类型的接口，例如type A USB接口，或者包括少于图10所示引脚的Type C USB接口，例如不包括图10中的TX1+、TX1-、RX2+、RX2-等引脚的Type C USB接口。
下面对上述电子设备100的开关电路的结构和工作原理进行详细说明。
图11为示例性示出的根据本申请实施例的电子设备的一开关电路的示意图。参考图11，开关电路170包括4个开关器件10。示例性地，开关器件10包括第一开关晶体管11、第二开关晶体管12、第三开关晶体管13和第四开关晶体管14。第一开关晶体管11、第二开关晶体管12、第三开关晶体管13和第四开关晶体管14均包括第一端、第二端和控制端。控制器120包括通用输入输出接口(GPIO)，控制器120的通用输入输出接口(GPIO)包括第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚。第一开关晶体管11的第一端与外部接口140的第一数据引脚141连接，第二端与处理器110的第一数据引脚111连接，控制端与控制器120的通用输入输出接口(GPIO)的第一控制引脚连接。第一开关晶体管12的第一端与外部接口140的第二数据引脚142连接，第二端与处理器110的第二数据引脚112连接，控制端与控制器120的通用输入输出接口(GPIO)的第二控制引脚连接连接。第三开关晶体管13的第一端与外部接口140的第一数据引脚111连接，第二端与充电协议芯片130的第一数据引脚131连接，控制端与控制器120的通用输入输出接口(GPIO)的第三控制引脚连接。第四开关晶体管14的第一端与USB接口140的第二数据引脚142连接，第二端与充电协议芯片130的第二数据引脚132连接，控制端与控制器120的通用输入输出接口(GPIO)的第四控制引脚连接。控制器120通过GPIO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚向第一开关晶体管11、第二开关晶体管12、第三开关晶体管13和第四开关晶体管14的控制端输出电平信号或控制信号，来控制第一开关晶体管11、第二开关晶体管12、第三开关晶体管13和第四开关晶体管14的导通或断开。
当外部设备没有接入外部接口140时，在控制器120输出的电平信号或控制信号作用下，第三开关晶体管13和第四开关晶体管14导通，第一开关晶体管11和第二开关晶体管12断开，使得第二协议识别通路导通，第一协议识别通路断开。当外部设备接入外部接口140后，充电协议芯片130通过第二协议识别通路与对外部设备通信，从而进行 充电协议识别，确定外部设备是否支持对应的充电协议(例如SCP协议)，具体参见上文内容，如果充电协议识别成功，则充电协议芯片130向控制器120发送充电协议识别成功的指示，控制器120根据电池160的当前状态，例如剩余电量、当前输出电压等确定是否启动快充为外部设备充电。例如，当电池剩余电量大于设定阈值(例如30％)时，确定启动快充。在控制器120确定启动快充为外部设备充电后，充电协议芯片130向电压转换电路150发送使能信号，电压转换电路150根据充电协议芯片130确定的充电电压和电流通过外部接口140对外部设备进行快充。
如果充电协议识别失败，则充电协议芯片130向控制器120发送充电协议识别失败的指示，控制器120根据该指示改变GPIO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚输出的电平信号或控制信号，使得第三开关晶体管13和第四开关晶体管14断开，第一开关晶体管11和第二开关晶体管12导通，使得第二协议识别通路断开，第一协议识别通路导通。然后处理器110通过第一协议识别通路与对外部设备通信，从而进行USB2.0协议识别，确定外部设备是否为USB2.0设备(USB2.0的识别过程参见前述描述)。当确定外部设备为USB2.0设备后则基于设备类型进行后续操作，例如数据读取或存储等，例如当USB2.0设备为高速存储设备时，则与USB2.0设备进行高速数据读取或存储。当USB2.0设备为低速存储设备时，则与USB2.0设备进行低速数据读取或存储。当外部设备从外部接口140拔出后，处理器110通过例如eSPI总线将USB2.0设备拔出的指示发送至控制器120。随后，控制器120改变GPIO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚输出的电平信号或控制信号，使得第三开关晶体管13和第四开关晶体管14导通，第一开关晶体管11和第二开关晶体管12断开，从而使得第二协议识别通路导通，第一协议识别通路断开，重新等待下一次外部设备的接入，并重复上述识别过程。
示例性地，第一开关晶体管11和第二开关晶体管12可以为PMOS晶体管，第三开关晶体管13和第四开关晶体管14可以为NMOS晶体管。控制器120配置为默认拉高GIPO的4个与开关晶体管控制端连接的引脚的电平(即输出高电平)，使得第一开关晶体管11和第二开关晶体管12断开，第三开关晶体管13和第四开关晶体管14导通，从而使得第一协议识别通路断开，第二协议识别通路导通。当充电协议识别失败后，控制器120拉低GIPO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚的电平(即输出低电平)，使得第一开关晶体管11和第二开关晶体管12导通，第三开关晶体管13和第四开关晶体管14断开，从而使得第一协议识别通路导通，第二协议识别通路断开。当外部设备拔出后，控制器120再次拉高GIPO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚的电平(即输出高电平)，使得第二协议识别通路默认导通，第一协议识别通路默认断开。
应当理解的是，虽然在图11所示实施例中，控制器120的GPIO接口使用四个控制引脚来控制第一至第四开关晶体管，但是在其它实施例中，也可以仅使用一个控制引脚来控制第一至第四开关晶体管，或者使用两个控制引脚来控制第一至第四开关晶体管。
使用一个控制引脚时，第一至第四开关晶体管的控制端均与该控制引脚连接，通过该控制引脚输出的电平使第一至第二开关晶体管导通，第三和第四开关晶体管关关断， 或者第三和第四开关晶体管关导通，第一至第二开关晶体管关断。此时第一和第二开关晶体管类型相同，第三和第四开关晶体管类型相同，且第一开关晶体管和第三开关晶体管类型相反。例如前述示例性的第一开关晶体管11和第二开关晶体管12可以为PMOS晶体管，第三开关晶体管13和第四开关晶体管14可以为NMOS晶体管。或者还可以是：第一开关晶体管11和第二开关晶体管12可以为NMOS晶体管，第三开关晶体管13和第四开关晶体管14可以为PMOS晶体管。这样仅需要使用一个控制引脚即可实现对四个开关晶体管的控制，减少了控制器GPIO接口的引脚占用，并且控制信号相对简单。
使用两个控制引脚时，第一至第二开关晶体管的控制端均与第一控制引脚连接，第三至第四开关晶体管的控制端均与第二控制引脚连接，通过第一和第二控制引脚输出的电平使第一至第二开关晶体管导通，第三和第四开关晶体管关关断，或者第三和第四开关晶体管关导通，第一至第二开关晶体管关断。此时第一和第二开关晶体管类型相同，第三和第四开关晶体管类型相同即可，无需第一开关晶体管和第三开关晶体管类型相反。示例性的，第一开关晶体管11和第二开关晶体管12可以为PMOS晶体管，第三开关晶体管13和第四开关晶体管14可以为PMOS晶体管。或者还可以是：第一开关晶体管11和第二开关晶体管12可以为NMOS晶体管，第三开关晶体管13和第四开关晶体管14可以为NMOS晶体管。还可以是第一开关晶体管11和第二开关晶体管12可以为PMOS晶体管，第三开关晶体管13和第四开关晶体管14可以为NMOS晶体管。或者还可以是：第一开关晶体管11和第二开关晶体管12可以为NMOS晶体管，第三开关晶体管13和第四开关晶体管14可以为PMOS晶体管。这种情形中，仅需根据开关晶体管的类型调节控制器控制引脚输出的电平即可实现上述控制效果。
还应当理解的是，当如图11所示使用四个控制引脚时，第一至第四开关晶体管的类型均可以为P型或N型，且无需相同。
图12为示例性示出的根据本申请实施例的电子设备的另一开关电路的示意图。参考图12，与图11不同的是，在图12所示电子设备中，开关电路170包括4个开关器件20。示例性地，开关器件20包括第一开关芯片21、第二开关芯片22、第三开关芯片23和第四开关芯片24。第一开关芯片21、第二开关芯片22、第三开关芯片23和第四开关芯片24均包括第一端、第二端和控制端。第一开关芯片21的第一端与外部接口140的第一数据引脚141连接，第二端与处理器110的第一数据引脚111连接，控制端与控制器120的通用输入输出接口(GPIO)的第一控制引脚连接连接。第二开关芯片22的第一端与外部接口140的第二数据引脚142连接，第二端与处理器110的第二数据引脚112连接，控制端与控制器120的通用输入输出接口(GPIO)的第二控制引脚连接。第三开关芯片23的第一端与外部接口140的第一数据引脚111连接，第二端与充电协议芯片130的第一数据引脚131连接，控制端与控制器120的通用输入输出接口(GPIO)的第三控制引脚连接。第四开关芯片24的第一端与外部接口140的第二数据引脚142连接，第二端与充电协议芯片130的第二数据引脚142连接，控制端与控制器120的通用输入输出接口(GPIO)的第四控制引脚连接。控制器120通过GPIO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚向第一开关芯片21、第二开关芯片22、第三开关芯片23和第四开关芯片24的控制端输出电平信号或控制信号，从而控制第一开关芯片21、 第二开关芯片22、第三开关芯片23和第四开关芯片24的导通和关断。
图12所示的电子设备的开关电路的工作原理与图11所示的电子设备的开关电路的工作原理类似，在此不再赘述。
图13为示例性示出的根据本申请实施例的接电子设备的又一开关电路的示意图。参考图13，与图11不同的是，在图13所示电子设备中，开关电路170包括2个开关器件30。示例性地，开关器件30包括第一开关芯片31和第二开关芯片32。第一开关芯片31和第二开关芯片32均包括两个输入端、两个输出端和一个控制端。第一开关芯片31的两个输入端分别与外部接口140的第一数据引脚141和第二数据引脚142连接，两个输出端分别与处理器110的第一数据引脚111和第二数据引脚112连接，从而构成第一协议识别通路。第二开关芯片32的两个输入端分别与外部接口140的第一数据引脚141和第二数据引脚142连接，两个输出端分别与充电协议芯片130的第一数据引脚111和第二数据引脚112连接，从而构成第二协议识别通路。第一开关芯片31和第二开关芯片32的控制端分别与控制器120的GPIO接口的第一控制引脚和第二控制引脚连接。控制器120向第一开关芯片31和第二开关芯片32的控制端施加控制信号，从而控制第一开关芯片31和第二开关芯片32的导通和关断，进而控制第一和第二协议识别通路的导通或关断。
图13所示的电子设备的开关电路的工作原理与图11所示的电子设备的开关电路的工作原理类似，在此不再赘述。
图14为示例性示出的根据本申请实施例的电子设备的又一开关电路的示意图。参考图14，与图11不同的是，在图14所示电子设备中，开关电路170包括1个开关芯片40。开关芯片包括四个输入端、四个输出端，二/四个控制端(图14中示例为两个控制端)。开关芯片40的两个输入端分别与外部接口140的第一数据引脚141和第二数据引脚142连接，两个输出端分别与处理器110的第一数据引脚111和第二数据引脚112连接，从而构成第一协议识别通路。开关芯片40的另外两个输入端分别与外部接口140的第一数据引脚141和第二数据引脚142连接，另外两个输出端分别与充电协议芯片130的第一数据引脚111和第二数据引脚112连接，从而构成第二协议识别通路。开关芯片40的二/四个控制端分别与控制器120的GPIO接口的2/4个控制引脚连接。控制器120向开关芯片40的控制端施加控制信号，从而控制控制第一和第二协议识别通路的导通或关断。
图14所示的电子设备的开关电路的工作原理与图11所示的电子设备的开关电路的工作原理类似，在此不再赘述。
综上可知，在本申请实施例提供的电子设备中，通过配置控制器120和开关电路170，使得默认第二协议识别通路(即充电协议识别通路)导通。当外部设备接入外部接口140后，先进行充电协议的识别，在充电协议识别失败后，再通过控制器120和开关电路170断开第二协议识别通路，并使第一协议识别通路导通，进行USB2.0设备的识别。且当USB2.0设备从USB接口140拔出后，通过控制器120和开关电路170再次使第二协议识别通路默认导通，等待下次外部设备的接入。采用本申请实施例提供的电子设备，通过外部接口不仅可以对支持诸如SCP协议等的终端进行快充，而且不会影响USB2.0设备的识别。
本申请实施例还提供一种设备识别方法，该设备识别方法例如可以应用于本实施例中的电子设备，具有相同的有益效果，在该实施例中未详尽描述的细节内容，可以参考上述电子设备的实施例。下面结合图8、图9和图11所示的电子设备对设备识别方法进行介绍。
如图15所示，设备识别方法可通过如下步骤实现：
S1501，控制器控制开关电路，使第二协议识别通路默认导通，第一协议识别通路默认断开。
例如，控制器140配置为默认拉高GIPO的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚的电平(即输出高电平)，使得第一开关晶体管11(PMOS)和第二开关晶体管12(PMOS)断开，第三开关晶体管13(NMOS)和第四开关晶体管14(NMOS)导通，从而使得第一协议识别通路断开，第二协议识别通路导通。
S1502，充电协议芯片与外部设备进行通信，进行充电协议检测，并将检测结果反馈至控制器。
例如，充电协议芯片130通过握手通道与待充电终端201完成握手，随后为电源引脚/电源通道提供例如5V的Vbus电压。然后，在待充电终端201基于BC1.2协议(Battery Charging v1.2)识别电子设备100为DCP(Dedicated Charging Port，专用充电接口)设备后，充电协议芯片130进行充电协议检测，并将检测结果反馈至控制器120。例如充电协议芯片130通过I2C总线向控制器120发送充电协议检测成功或失败的指示。
在充电协议芯片130充电协议检测成功后，进入步骤S1503，反之则进入步骤S1505。
S1503，控制器根据电池电量判断是否启动快充。
例如控制器120根据电池160的当前电量判断是否启动快充。例如，在电池160的当前电量大于设定阈值时，控制器120确定启动快充。
当控制器120确定启动快充后，进入步骤S1504，反之则进入步骤S1505。
S1504，充电协议芯片与终端沟通充电信息，并在沟通充电信息后给电压转换电路发送使能信号，启动快充。
例如，终端的充电协议芯片210根据电池220的当前电路确定所需要的充电电压和电流，然后将其发送至充电协议芯片130。充电协议芯片130向电压转换电路150发送使能信号，电压转换电路150根据充电协议芯片130确定的充电电压和电流通过USB接口140对外部设备进行快充。
S1505，控制器控制开关电路断开第二协议通路，导通第一协议识别通路。
例如，充电协议芯片130向控制器120发送充电协议识别失败或不启动快充的指示，控制器120根据该指示改变GPIO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚输出的电平信号或控制信号，使得第三开关晶体管13和第四开关晶体管14断开，第一开关晶体管11和第二开关晶体管12导通，使得第二协议识别通路断开，第一协议识别通路导通。随后，处理器110通过第一协议识别通路与外部设备通信，从而进行USB2.0协议识别，确定外部设备是否为USB2.0设备。当确定外部设备为USB2.0设备后则基于设备类型进行后续操作，例如数据读取或存储等。
S1506，处理器告知控制器USB2.0设备拔出。
例如，当外部设备从外部接口140拔出后，处理器110通过例如eSPI总线向控制器120发送USB2.0设备拔出的指示。
随后返回至步骤S1501，控制器120改变GPIO接口的第一控制引脚、第二控制引脚、第三控制引脚、第四控制引脚输出的电平信号或控制信号，使得第三开关晶体管13和第四开关晶体管14导通，第一开关晶体管11和第二开关晶体管12断开，从而使得第二协议识别通路导通，第一协议识别通路断开。
需要说明的是，上述示例仅示出一种设备识别方法的流程，但不构成对本申请的限定。例如，设备识别方法可以不包括上述步骤S1503，又或者上述步骤S1502和S1504可以合并为一个步骤。
可以理解的是，电子设备为了实现上述功能，其包含了执行各个功能相应的硬件和/或软件模块。结合本文中所公开的实施例描述的各示例的算法步骤，本申请能够以硬件或硬件和计算机软件的结合形式来实现。某个功能究竟以硬件还是计算机软件驱动硬件的方式来执行，取决于技术方案的特定应用和设计约束条件。本领域技术人员可以结合实施例对每个特定的应用来使用不同方法来实现所描述的功能，但是这种实现不应认为超出本申请的范围。
一个示例中，图16示出了本申请实施例的一种装置500的示意性框图。装置500可包括：处理器501和收发器/收发管脚502，可选地，还包括存储器503。
装置500的各个组件通过总线504耦合在一起，其中总线504除包括数据总线之外，还包括电源总线、控制总线和状态信号总线。但是为了清楚说明起见，在图中将各种总线都称为总线504。
可选地，存储器503可以用于前述方法实施例中的指令。该处理器501可用于执行存储器503中的指令，并控制接收管脚接收信号，以及控制发送管脚发送信号。
装置500可以是上述方法实施例中的电子设备或电子设备的芯片。
其中，上述方法实施例涉及的各步骤的所有相关内容均可以援引到对应功能模块的功能描述，在此不再赘述。
上述本申请实施例提供的一种设备识别方法中电子设备100所执行的步骤，也可以由电子设备100中包括的一种芯片系统来执行，其中，该芯片系统可以包括处理器和蓝牙芯片。该芯片系统可以与存储器耦合，使得该芯片系统运行时调用该存储器中存储的计算机程序，实现上述电子设备100执行的步骤。其中，该芯片系统中的处理器可以是应用处理器也可以是非应用处理器的处理器。
以上所述，以上实施例仅用以说明本申请的技术方案，而非对其限制；尽管参照前述实施例对本申请进行了详细的说明，本领域的普通技术人员应当理解：其依然可以对前述各实施例所记载的技术方案进行修改，或者对其中部分技术特征进行等同替换；而这些修改或者替换，并不使相应技术方案的本质脱离本申请各实施例技术方案的范围。

Claims (33)

  1. 一种电子设备，其特征在于，包括：处理器、控制器、充电协议芯片、外部接口和开关电路；
    所述处理器、所述充电协议芯片和所述外部接口均包括数据引脚单元；
    所述处理器的数据引脚单元、所述充电协议芯片的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述开关电路；
    所述控制器用于控制所述开关电路，使所述外部接口的数据引脚单元与所述处理器的数据引脚单元和所述充电协议芯片的数据引脚单元其中之一导通，与所述处理器的数据引脚单元和所述充电协议芯片的数据引脚单元其中另一断开。
  2. 根据权利要求1所述的电子设备，其特征在于，
    所述外部接口用于与外部设备电连接；
    所述处理器用于在所述外部接口与所述外部设备连接，且所述处理器的数据引脚单元与所述外部接口的引脚单元导通时，对所述外部设备进行第一协议识别；
    所述充电协议芯片用于在所述外部接口与所述外部设备连接，且所述充电协议芯片的数据引脚单元与所述外部接口的引脚单元导通时，对所述外部设备进行第二协议识别；
    所述处理器和所述充电协议芯片分别与所述控制器电连接，用于向所述控制器发送表示协议识别成功或失败的指示；
    所述控制器用于在接收到所述处理器发送的表示第一协议识别成功的指示后，继续控制所述开关电路使所述外部接口的数据引脚单元与所述处理器的数据引脚单元导通，与所述充电协议芯片的数据引脚单元断开，以及在接收到所述处理器发送的表示第一协议识别失败的指示后，控制所述开关电路使所述外部接口的数据引脚单元与所述处理器的数据引脚单元断开，与所述充电协议芯片的数据引脚单元导通；
    所述控制器用于在接收到所述充电协议芯片发送的表示第二协议识别成功的指示后，继续控制所述开关电路使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通，与所述处理器的数据引脚单元断开，以及在接收到所述充电协议芯片发送的表示第二协议识别失败的指示后，控制所述开关电路使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元断开，与所述处理器的数据引脚单元导通。
  3. 根据权利要求2所述的电子设备，其特征在于，所述控制器控制所述开关电路使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通，与所述处理器的数据引脚单元断开；以及
    在接收到所述充电协议芯片发送的表示第二协议识别失败的指示后，控制所述开关电路使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元断开，与所述处理器的数据引脚单元导通。
  4. 根据权利要求2所述的电子设备，其特征在于，还包括电压转换电路和电池，
    所述外部接口还包括电源引脚；
    所述电池通过所述电压转换电路与所述外部接口的电源引脚电连接；
    所述充电协议芯片与所述电压转换电路连接，用于在所述充电协议芯片议识别成功之后向所述电压转换电路发送使能信号，使所述电压转换电路向所述外部接口的电源引脚提供设定电压。
  5. 根据权利要求4所述的电子设备，其特征在于，所述控制器还用于在接收到所述充电协议芯片发送的表示第二协议识别成功的指示后，获取所述电池的电量信息，并根据所述电池电量信息向所述充电协议芯片发送启动快充或不启动快充的指示。
  6. 根据权利要求5所述的电子设备，其特征在于，所述控制器在所述电池的电量大于设定阈值时向所述充电协议芯片发送启动快充的指示，在所述电池的电量小于等于设定阈值时向所述充电协议芯片发送不启动快充的指示。
  7. 根据权利要求2所述的电子设备，其特征在于，当所述外部设备为支持第一协议的设备，且所述外部设备从所述外部接口拔出后，所述处理器还用于在所述外部设备拔出后，向所述控制器发送所述外部设备拔出的指示，所述控制器根据所述外部设备拔出的指示，控制所述开关电路使所述外部接口的数据引脚单元与所述处理器的数据引脚单元断开，与所述充电协议芯片的数据引脚单元导通。
  8. 根据权利要求1-7中的任意一项所述的电子设备，其特征在于，所述开关电路包括开关芯片，所述处理器的数据引脚单元、所述充电协议芯片的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述开关芯片。
  9. 根据权利要求1-7中的任意一项所述的电子设备，其特征在于，所述开关电路包括第一开关单元和第二开关单元；
    所述处理器的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述第一开关单元，所述控制器用于控制所述第一开关单元以使所述外部接口的数据引脚单元与所述处理器的数据引脚单元导通或断开；
    所述充电协议芯片的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述第二开关单元，所述控制器用于控制所述第二开关单元以使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通或断开。
  10. 根据权利要求9所述的电子设备，其特征在于，所述第一开关单元和所述第二开关单元均包括开关芯片。
  11. 根据权利要求1-7中的任意一项所述的电子设备，其特征在于，所述数据引脚单元包括第一数据引脚和第二数据引脚；
    所述开关电路包括第一至第四开关单元；
    所述处理器的第一数据引脚、所述外部接口的第一数据引脚、所述控制器分别电连接至所述第一开关单元，所述控制器用于控制所述第一开关单元以使所述外部接口的第一数据引脚与所述处理器的第一数据引脚导通或断开；
    所述处理器的第二数据引脚、所述外部接口的第二数据引脚、所述控制器分别电连接至所述第二开关单元，所述控制器用于控制所述第二开关单元以使所述外部接口的第二数据引脚与所述处理器的第二数据引脚导通或断开；
    所述充电协议芯片的第一数据引脚、所述外部接口的第一数据引脚、所述控制器分别电连接至所述第三开关单元，所述控制器用于控制所述第三开关单元以使所述外部接口的第一数据引脚与所述充电协议芯片的第一数据引脚导通或断开；
    所述充电协议芯片的第二数据引脚、所述外部接口的第二数据引脚、所述控制器分别电连接至所述第四开关单元，所述控制器用于控制所述第四开关单元以使所述外部接口的第二数据引脚与所述充电协议芯片的第二数据引脚导通或断开。
  12. 根据权利要求11所述的电子设备，其特征在于，所述第一至第四开关单元均包括开关芯片或MOS晶体管。
  13. 根据权利要求12所述的电子设备，其特征在于，所述第一开关单元包括PMOS晶体管，所述第二开关单元包括PMOS晶体管，所述第三开关单元包括NMOS晶体管，所述第四开关单元包括NMOS晶体管。
  14. 根据权利要求2-7中的任一项所述的电子设备，其特征在于，所述第一协议包括USB2.0协议，所述第二协议包括SCP/FCP快充协议。
  15. 根据权利要求1-7中的任一项所述的电子设备，其特征在于，所述数据引脚单元包括DP引脚或DM引脚。
  16. 一种设备识别方法，应用于权利要求1-15中的任意一项所述的电子设备，其特征在于，所述方法包括：
    控制器控制所述开关电路，使所述外部接口的数据引脚单元与所述处理器的数据引脚单元和所述充电协议芯片的数据引脚单元其中之一导通，与所述处理器的数据引脚单元和所述充电协议芯片的数据引脚单元其中另一断开；
    所述处理器和所述充电协议芯片其中之一对所述外部接口所连接的外部设备的类型进行识别；
    在所述处理器和所述充电协议芯片其中之一识别失败之后，控制器控制所述开关电路，使所述外部接口的数据引脚单元与所述处理器的数据引脚单元和所述充电协议芯片的数据引脚单元其中之一断开，与所述处理器的数据引脚单元和所述充电协议芯片的数据引脚单元其中另一导通；
    所述处理器和所述充电协议芯片其中另一对所述外部接口所连接的外部设备的类型进行识别。
  17. 根据权利要求16所述的设备识别方法，其特征在于，
    所述控制器控制所述开关电路，使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通，与所述处理器的数据引脚单元断开；
    所述充电协议芯片对所述外部设备的类型进行识别；
    在所述充电协议芯片识别失败之后，控制器控制所述开关电路，使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元其中之一断开，与所述处理器的数据引脚单元的数据引脚单元导通；
    所述处理器对所述外部设备的类型进行识别。
  18. 根据权利要求17所述的设备识别方法，其特征在于，在所述外部接口所连接的外部设备为所述处理器所对应的类型时，该方法还包括：
    所述处理器在所述外部设备拔出之后向所述控制器发送所述外部设备拔出的指示；
    所述控制器在接收到所述外部设备拔出的指示后，控制所述开关电路，使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通，与所述处理器的数据引脚单元断开。
  19. 一种充电系统，其特征在于，包括权利要求1-15任一项所述的电子设备和终端；
    所述终端包括充电接口和电池；
    所述充电接口与所述外部接口电连接；
    所述电子设备通过所述外部接口和所述充电接口为所述终端内的所述电池充电。
  20. 一种电子设备，其特征在于，包括：处理器、控制器、充电协议芯片、外部接口和开关电路；
    所述处理器、所述充电协议芯片和所述外部接口均包括数据引脚单元；
    所述处理器的数据引脚单元、所述充电协议芯片的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述开关电路；
    所述控制器用于控制所述开关电路，使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通，与所述处理器的数据引脚单元断开；
    所述充电协议芯片用于在所述外部接口与外部设备连接时，对所述外部设备进行第二协议识别；
    所述控制器用于在接收到所述充电协议芯片发送的表示第二协议识别失败的指示后，控制所述开关电路使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元断开，与所述处理器的数据引脚单元导通；
    所述处理器用于在所述外部接口与所述外部设备连接，且所述处理器的数据引脚单元与所述外部接口的引脚单元导通时，对所述外部设备进行第一协议识别，
    所述第一协议包括数据传输协议，所述第二协议包括快充协议。
  21. 根据权利要求20所述的电子设备，其特征在于，
    所述控制器用于在接收到所述处理器发送的表示第一协议识别成功的指示后，继续控制所述开关电路使所述外部接口的数据引脚单元与所述处理器的数据引脚单元导通，与所述充电协议芯片的数据引脚单元断开，以及在接收到所述处理器发送的表示第一协议识别失败的指示后，控制所述开关电路使所述外部接口的数据引脚单元与所述处理器的数据引脚单元断开，与所述充电协议芯片的数据引脚单元导通；
    所述控制器用于在接收到所述充电协议芯片发送的表示第二协议识别成功的指示后，继续控制所述开关电路使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通，与所述处理器的数据引脚单元断开。
  22. 根据权利要求20所述的电子设备，其特征在于，还包括电压转换电路和电池，
    所述外部接口还包括电源引脚；
    所述电池通过所述电压转换电路与所述外部接口的电源引脚电连接；
    所述充电协议芯片与所述电压转换电路连接，用于在所述充电协议芯片议识别成功之后向所述电压转换电路发送使能信号，使所述电压转换电路向所述外部接口的电源引脚提供设定电压。
  23. 根据权利要求22所述的电子设备，其特征在于，所述控制器还用于在接收到所述充电协议芯片发送的表示第二协议识别成功的指示后，获取所述电池的电量信息，并根据所述电池电量信息向所述充电协议芯片发送启动快充或不启动快充的指示。
  24. 根据权利要求23所述的电子设备，其特征在于，所述控制器在所述电池的电量大于设定阈值时向所述充电协议芯片发送启动快充的指示，在所述电池的电量小于等于设定阈值时向所述充电协议芯片发送不启动快充的指示。
  25. 根据权利要求20所述的电子设备，其特征在于，当所述外部设备为支持第一协议的设备，且所述外部设备从所述外部接口拔出后，所述处理器还用于在所述外部设备拔出后，向所述控制器发送所述外部设备拔出的指示，所述控制器根据所述外部设备拔出的指示，控制所述开关电路使所述外部接口的数据引脚单元与所述处理器的数据引脚单元断开，与所述充电协议芯片的数据引脚单元导通。
  26. 根据权利要求20-25中的任意一项所述的电子设备，其特征在于，所述开关电路包括开关芯片，所述处理器的数据引脚单元、所述充电协议芯片的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述开关芯片。
  27. 根据权利要求20-25中的任意一项所述的电子设备，其特征在于，所述开关电 路包括第一开关单元和第二开关单元；
    所述处理器的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述第一开关单元，所述控制器用于控制所述第一开关单元以使所述外部接口的数据引脚单元与所述处理器的数据引脚单元导通或断开；
    所述充电协议芯片的数据引脚单元、所述外部接口的数据引脚单元、所述控制器分别电连接至所述第二开关单元，所述控制器用于控制所述第二开关单元以使所述外部接口的数据引脚单元与所述充电协议芯片的数据引脚单元导通或断开。
  28. 根据权利要求27所述的电子设备，其特征在于，所述第一开关单元和所述第二开关单元均包括开关芯片。
  29. 根据权利要求20-25中的任意一项所述的电子设备，其特征在于，所述数据引脚单元包括第一数据引脚和第二数据引脚；
    所述开关电路包括第一至第四开关单元；
    所述处理器的第一数据引脚、所述外部接口的第一数据引脚、所述控制器分别电连接至所述第一开关单元，所述控制器用于控制所述第一开关单元以使所述外部接口的第一数据引脚与所述处理器的第一数据引脚导通或断开；
    所述处理器的第二数据引脚、所述外部接口的第二数据引脚、所述控制器分别电连接至所述第二开关单元，所述控制器用于控制所述第二开关单元以使所述外部接口的第二数据引脚与所述处理器的第二数据引脚导通或断开；
    所述充电协议芯片的第一数据引脚、所述外部接口的第一数据引脚、所述控制器分别电连接至所述第三开关单元，所述控制器用于控制所述第三开关单元以使所述外部接口的第一数据引脚与所述充电协议芯片的第一数据引脚导通或断开；
    所述充电协议芯片的第二数据引脚、所述外部接口的第二数据引脚、所述控制器分别电连接至所述第四开关单元，所述控制器用于控制所述第四开关单元以使所述外部接口的第二数据引脚与所述充电协议芯片的第二数据引脚导通或断开。
  30. 根据权利要求29所述的电子设备，其特征在于，所述第一至第四开关单元均包括开关芯片或MOS晶体管。
  31. 根据权利要求30所述的电子设备，其特征在于，所述第一开关单元包括PMOS晶体管，所述第二开关单元包括PMOS晶体管，所述第三开关单元包括NMOS晶体管，所述第四开关单元包括NMOS晶体管。
  32. 根据权利要求20-25中的任一项所述的电子设备，其特征在于，所述第一协议包括USB2.0协议，所述第二协议包括SCP/FCP快充协议。
  33. 根据权利要求20-25中的任一项所述的电子设备，其特征在于，所述数据引脚 单元包括DP引脚或DM引脚。
PCT/CN2023/090096 2022-07-27 2023-04-23 电子设备、设备识别方法及充电系统 Ceased WO2024021709A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP23797620.4A EP4336309B1 (en) 2022-07-27 2023-04-23 Electronic device, device identification method, and charging system
US18/559,926 US12572190B2 (en) 2022-07-27 2023-04-23 Electronic device, device identification method, and charging system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210892907.8A CN114967894B (zh) 2022-07-27 2022-07-27 电子设备、设备识别方法及充电系统
CN202210892907.8 2022-07-27

Publications (2)

Publication Number Publication Date
WO2024021709A1 true WO2024021709A1 (zh) 2024-02-01
WO2024021709A9 WO2024021709A9 (zh) 2024-04-04

Family

ID=82968647

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2023/090096 Ceased WO2024021709A1 (zh) 2022-07-27 2023-04-23 电子设备、设备识别方法及充电系统

Country Status (4)

Country Link
US (1) US12572190B2 (zh)
EP (1) EP4336309B1 (zh)
CN (1) CN114967894B (zh)
WO (1) WO2024021709A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114967894B (zh) * 2022-07-27 2023-01-17 荣耀终端有限公司 电子设备、设备识别方法及充电系统
CN118152315A (zh) * 2022-12-06 2024-06-07 华为技术有限公司 一种电子设备及充电系统
CN115630008B (zh) * 2022-12-22 2023-03-31 深圳市湘凡科技有限公司 通过dp端口传输电力方法、装置、计算机设备及存储介质
CN117708013B (zh) * 2023-06-09 2024-11-26 荣耀终端有限公司 电子设备、控制方法及相关装置
CN120216422A (zh) * 2023-12-26 2025-06-27 海能达通信股份有限公司 Usb设备识别电路、识别方法及电子设备

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170040812A1 (en) * 2015-08-05 2017-02-09 Hisense Mobile Communications Technology Co., Ltd. Mobile terminal, dc-charging power source adaptor, and charging method
CN111201689A (zh) * 2017-12-11 2020-05-26 深圳市柔宇科技有限公司 一种电子设备及充电控制方法
CN112448423A (zh) * 2019-08-28 2021-03-05 北京小米移动软件有限公司 充电方法和装置、电子设备、存储介质
WO2022012644A1 (zh) * 2020-07-15 2022-01-20 华为技术有限公司 一种基于充电线缆的数据传输方法及电子设备
CN114967894A (zh) * 2022-07-27 2022-08-30 荣耀终端有限公司 电子设备、设备识别方法及充电系统

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103618356B (zh) 2013-12-03 2016-10-19 Tcl通讯（宁波）有限公司 一种移动终端的充电系统及其充电方法
CN106058983B (zh) * 2016-06-30 2019-01-29 维沃移动通信有限公司 一种充电控制电路、电子设备，及充电控制方法
CN108093329B (zh) * 2018-01-17 2024-01-30 歌尔科技有限公司 基于共用接口的外设类型检测电路及移动终端
CN108964187B (zh) 2018-07-24 2020-10-30 北京小米移动软件有限公司 终端以及终端间的充电方法
TW202020676A (zh) * 2018-11-26 2020-06-01 和碩聯合科技股份有限公司 具有通用序列匯流排c型連接器的電子裝置
CN111064243A (zh) * 2019-12-12 2020-04-24 优奈柯恩(北京)科技有限公司 移动电源及为外设设备供电的方法
JP2022012644A (ja) 2020-07-02 2022-01-17 株式会社村田製作所 半導体モジュール
CN213399565U (zh) * 2020-12-09 2021-06-08 维沃移动通信有限公司 充电电路和电子设备
CN112787372B (zh) * 2020-12-29 2023-10-27 维沃移动通信有限公司 充电设备及充电系统
KR20220123994A (ko) * 2021-03-02 2022-09-13 삼성전자주식회사 전자 장치 및 전자 장치의 전원 공급 제어 방법
CN112737566B (zh) * 2021-04-02 2021-06-22 荣耀终端有限公司 一种接口转换电路及电子设备
CN117318220A (zh) * 2021-04-13 2023-12-29 上海传英信息技术有限公司 一种充电芯片、充电装置及移动终端
CN115514030A (zh) * 2021-06-07 2022-12-23 北京小米移动软件有限公司 充电控制方法、充电控制装置及存储介质
CN113659663A (zh) * 2021-07-28 2021-11-16 安克创新科技股份有限公司 充电装置
EP4344159A4 (en) * 2021-10-22 2024-10-23 Samsung Electronics Co., Ltd. MULTIPORT ADAPTER FOR SUPPORTING A POWER SUPPLY AND PORTABLE ELECTRONIC DEVICE CONNECTED TO IT
US20230305615A1 (en) * 2022-03-25 2023-09-28 Intel Corporation Opportunistic battery charging with a programmable power adapter

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170040812A1 (en) * 2015-08-05 2017-02-09 Hisense Mobile Communications Technology Co., Ltd. Mobile terminal, dc-charging power source adaptor, and charging method
CN111201689A (zh) * 2017-12-11 2020-05-26 深圳市柔宇科技有限公司 一种电子设备及充电控制方法
CN112448423A (zh) * 2019-08-28 2021-03-05 北京小米移动软件有限公司 充电方法和装置、电子设备、存储介质
WO2022012644A1 (zh) * 2020-07-15 2022-01-20 华为技术有限公司 一种基于充电线缆的数据传输方法及电子设备
CN114967894A (zh) * 2022-07-27 2022-08-30 荣耀终端有限公司 电子设备、设备识别方法及充电系统

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP4336309A4

Also Published As

Publication number Publication date
WO2024021709A9 (zh) 2024-04-04
US12572190B2 (en) 2026-03-10
US20250148069A1 (en) 2025-05-08
CN114967894B (zh) 2023-01-17
CN114967894A (zh) 2022-08-30
EP4336309B1 (en) 2025-07-02
EP4336309A4 (en) 2024-09-04
EP4336309A1 (en) 2024-03-13

Similar Documents

Publication Publication Date Title
CN114967894B (zh) 电子设备、设备识别方法及充电系统
JP5986145B2 (ja) ポータブル・デバイス、ケーブル・アセンブリおよびｕｓｂシステム
CN101727428B (zh) 控制便携式终端中usb开关电路的设备和方法
US8880748B2 (en) Switching system which allows primary USB connection in response to USB signaling
CN102315576B (zh) 电缆内的电力分发
US8880909B2 (en) Auto-detect polling for correct handshake to USB client
CN108988431B (zh) 一种多协议充电装置以及多协议充电方法
WO2024027208A1 (zh) 充电电路、电子设备、充电系统及反向充电方法
WO2021082731A1 (zh) 一种电子设备及反向充电方法
CN111880635B (zh) 电子设备及其供电控制方法、供电控制系统
WO2013066507A1 (en) Device charging over usb using a plurality of handshakes
US9590441B2 (en) Multi-standard compliant USB battery charging scheme with detection of host disconnection in ACA-DOCK mode
TWI806769B (zh) 受電裝置及供電路徑的控制方法
CN113162161A (zh) 一种基于Type-c接口的充放电电路控制方法、电路以及控制器
CN116707055B (zh) 充电电路、电子设备及反向充电方法
CN115864609A (zh) 一种电子设备及充电方法
CN112383125A (zh) 一种主动防过充装置及方法
TWI829240B (zh) 電子裝置
CN114678936A (zh) 一种电子设备及充电方法
CN219247497U (zh) 一种蓝牙适配器及蓝牙适配系统
CN119690230B (zh) 控制系统、扩展坞及其电源管理方法
CN223038158U (zh) 接口检测设备
CN115794726A (zh) 物理层芯片、电子设备

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 18559926

Country of ref document: US

ENP Entry into the national phase

Ref document number: 2023797620

Country of ref document: EP

Effective date: 20231106

NENP Non-entry into the national phase

Ref country code: DE

WWP Wipo information: published in national office

Ref document number: 18559926

Country of ref document: US

WWG Wipo information: grant in national office

Ref document number: 2023797620

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 18559926

Country of ref document: US