ATA66693A - DEVICE FOR A DIGITAL SIGNAL PROCESSOR BOARD FOR ADAPTING A FAST PROCESSOR TO SLOW COMPONENTS - Google Patents
DEVICE FOR A DIGITAL SIGNAL PROCESSOR BOARD FOR ADAPTING A FAST PROCESSOR TO SLOW COMPONENTSInfo
- Publication number
- ATA66693A ATA66693A AT66693A AT66693A ATA66693A AT A66693 A ATA66693 A AT A66693A AT 66693 A AT66693 A AT 66693A AT 66693 A AT66693 A AT 66693A AT A66693 A ATA66693 A AT A66693A
- Authority
- AT
- Austria
- Prior art keywords
- adapting
- digital signal
- signal processor
- fast
- slow components
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
- Bus Control (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AT66693A AT401117B (en) | 1993-04-01 | 1993-04-01 | DEVICE FOR A DIGITAL SIGNAL PROCESSOR BOARD FOR ADAPTING A FAST PROCESSOR TO SLOW COMPONENTS |
| EP94912986A EP0692118A1 (en) | 1993-04-01 | 1994-03-31 | Device for a digital signal processor backplane for matching a fast processor to slow components |
| PCT/AT1994/000035 WO1994023373A1 (en) | 1993-04-01 | 1994-03-31 | Device for a digital signal processor backplane for matching a fast processor to slow components |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AT66693A AT401117B (en) | 1993-04-01 | 1993-04-01 | DEVICE FOR A DIGITAL SIGNAL PROCESSOR BOARD FOR ADAPTING A FAST PROCESSOR TO SLOW COMPONENTS |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| ATA66693A true ATA66693A (en) | 1995-10-15 |
| AT401117B AT401117B (en) | 1996-06-25 |
Family
ID=3496614
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT66693A AT401117B (en) | 1993-04-01 | 1993-04-01 | DEVICE FOR A DIGITAL SIGNAL PROCESSOR BOARD FOR ADAPTING A FAST PROCESSOR TO SLOW COMPONENTS |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0692118A1 (en) |
| AT (1) | AT401117B (en) |
| WO (1) | WO1994023373A1 (en) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3753232A (en) * | 1972-04-06 | 1973-08-14 | Honeywell Inf Systems | Memory control system adaptive to different access and cycle times |
| SE421151B (en) * | 1979-01-02 | 1981-11-30 | Ibm Svenska Ab | COMMUNICATION CONTROL IN A DATA PROCESSING SYSTEM |
| US4476527A (en) * | 1981-12-10 | 1984-10-09 | Data General Corporation | Synchronous data bus with automatically variable data rate |
| DE3735828C2 (en) * | 1986-10-24 | 1994-11-10 | Hitachi Ltd | Method for resuming instruction execution after an interruption in a microprocessor-controlled data processing device |
| CA2007737C (en) * | 1989-02-24 | 1998-04-28 | Paul Samuel Gallo | Data transfer operations between two asynchronous buses |
| US5058054A (en) * | 1990-02-06 | 1991-10-15 | Analogic Corporation | Data transmission device for interfacing between a first rate data acquisition system and a second rate data processing system |
-
1993
- 1993-04-01 AT AT66693A patent/AT401117B/en not_active IP Right Cessation
-
1994
- 1994-03-31 WO PCT/AT1994/000035 patent/WO1994023373A1/en not_active Ceased
- 1994-03-31 EP EP94912986A patent/EP0692118A1/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| EP0692118A1 (en) | 1996-01-17 |
| AT401117B (en) | 1996-06-25 |
| WO1994023373A1 (en) | 1994-10-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATA176882A (en) | DEVICE FOR PLAYING AN INFORMATION SIGNAL | |
| DE68920102D1 (en) | Device for processing an echographic signal. | |
| DE69227066D1 (en) | Electronic device | |
| DE69125409D1 (en) | Device for converting a binary input signal into corresponding quadrature signals | |
| DE69309262D1 (en) | A FLEXIBLE DEVICE FOR ENCLOSURE ELECTRONIC COMPONENTS | |
| AT387121B (en) | DEVICE FOR PLAYING A VIDEO SIGNAL | |
| DE69206416D1 (en) | DEVICE FOR CHECKING THE ATTENTION OF A SAMPLE. | |
| DE69127493D1 (en) | Device for processing a television signal | |
| AT380141B (en) | CIRCUIT ARRANGEMENT FOR PROCESSING A VIDEO SIGNAL | |
| DE69027359D1 (en) | Electronic device | |
| DE69703639D1 (en) | Video signal processing device for converting a video signal for adaptation to a display device | |
| DE68927597D1 (en) | Circuit for processing a video signal | |
| DE59408431D1 (en) | Circuit arrangement for adapting an unbalanced line system to a balanced line system | |
| DE69124210D1 (en) | Device for signal coding | |
| DE69013874D1 (en) | Circuit to prevent a metastable state. | |
| DE69409453D1 (en) | Device for changing an electrical signal | |
| DE69228552D1 (en) | Circuit for the detection of a parallel telephone | |
| DE69431013D1 (en) | Electronic device for music performance | |
| DE68920089D1 (en) | Circuit for processing a signal that changes over time. | |
| DE69321650D1 (en) | Device for processing digital signals used in electronic musical instruments | |
| DE69132148D1 (en) | Device for processing a signal | |
| DE68922649D1 (en) | Device for processing a video signal. | |
| DE68915053D1 (en) | Arrangement for decoding a digital signal. | |
| DE69222240D1 (en) | Device for decoding an image signal | |
| DE59209551D1 (en) | Filter circuit for preprocessing a video signal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ELJ | Ceased due to non-payment of the annual fee |