ATE107055T1 - Multiprozessor-system mit anteiliger nutzung eines speichers. - Google Patents

Multiprozessor-system mit anteiliger nutzung eines speichers.

Info

Publication number
ATE107055T1
ATE107055T1 AT91909894T AT91909894T ATE107055T1 AT E107055 T1 ATE107055 T1 AT E107055T1 AT 91909894 T AT91909894 T AT 91909894T AT 91909894 T AT91909894 T AT 91909894T AT E107055 T1 ATE107055 T1 AT E107055T1
Authority
AT
Austria
Prior art keywords
memory
multiprocessor system
shared use
divided
banks
Prior art date
Application number
AT91909894T
Other languages
English (en)
Inventor
George W Leedom
Alan J Schiffleger
Ram K Gupta
Original Assignee
Cray Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cray Research Inc filed Critical Cray Research Inc
Application granted granted Critical
Publication of ATE107055T1 publication Critical patent/ATE107055T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Nitrogen Condensed Heterocyclic Rings (AREA)
AT91909894T 1990-06-01 1991-02-06 Multiprozessor-system mit anteiliger nutzung eines speichers. ATE107055T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/531,861 US5247637A (en) 1990-06-01 1990-06-01 Method and apparatus for sharing memory in a multiprocessor system

Publications (1)

Publication Number Publication Date
ATE107055T1 true ATE107055T1 (de) 1994-06-15

Family

ID=24119359

Family Applications (1)

Application Number Title Priority Date Filing Date
AT91909894T ATE107055T1 (de) 1990-06-01 1991-02-06 Multiprozessor-system mit anteiliger nutzung eines speichers.

Country Status (5)

Country Link
US (1) US5247637A (de)
EP (1) EP0532542B1 (de)
AT (1) ATE107055T1 (de)
DE (1) DE69102431T2 (de)
WO (1) WO1991019257A1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481743A (en) * 1993-09-30 1996-01-02 Apple Computer, Inc. Minimal instruction set computer architecture and multiple instruction issue method
US5673415A (en) * 1993-12-03 1997-09-30 Unisys Corporation High speed two-port interface unit where read commands suspend partially executed write commands
ES2116852B1 (es) * 1994-08-29 1999-03-16 Univ Catalunya Politecnica Sincronizacion del acceso a memoria en multiprocesadores vectoriales.
US6012135A (en) * 1994-12-01 2000-01-04 Cray Research, Inc. Computer having multiple address ports, each having logical address translation with base and limit memory management
US5623685A (en) * 1994-12-01 1997-04-22 Cray Research, Inc. Vector register validity indication to handle out-of-order element arrival for a vector computer with variable memory latency
US5761455A (en) * 1995-02-06 1998-06-02 Cpu Technology, Inc. Dynamic bus reconfiguration logic
US5717646A (en) * 1996-12-05 1998-02-10 Kyi; Ben-I Random access multiport memory capable of simultaneously accessing memory cells from a plurality of interface ports
US6108756A (en) * 1997-01-17 2000-08-22 Integrated Device Technology, Inc. Semaphore enhancement to allow bank selection of a shared resource memory device
US6212607B1 (en) 1997-01-17 2001-04-03 Integrated Device Technology, Inc. Multi-ported memory architecture using single-ported RAM
US6081873A (en) * 1997-06-25 2000-06-27 Sun Microsystems, Inc. In-line bank conflict detection and resolution in a multi-ported non-blocking cache
US6862563B1 (en) 1998-10-14 2005-03-01 Arc International Method and apparatus for managing the configuration and functionality of a semiconductor design
US6701429B1 (en) 1998-12-03 2004-03-02 Telefonaktiebolaget Lm Ericsson(Publ) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
DE19937176A1 (de) * 1999-08-06 2001-02-15 Siemens Ag Multiprozessor-System
WO2001069411A2 (en) 2000-03-10 2001-09-20 Arc International Plc Memory interface and method of interfacing between functional entities
KR20050079862A (ko) * 2004-02-07 2005-08-11 삼성전자주식회사 접근 금지 신호를 갖는 듀얼 포트 메모리 장치
US7539825B2 (en) * 2001-10-25 2009-05-26 Samsung Electronics Co., Ltd. Multi-port memory device providing protection signal
US20070223940A1 (en) * 2006-03-23 2007-09-27 Smolyaninov Igor I Plasmonic systems and devices utilizing surface plasmon polaritons
US8127113B1 (en) 2006-12-01 2012-02-28 Synopsys, Inc. Generating hardware accelerators and processor offloads
US9224454B2 (en) * 2013-10-25 2015-12-29 Cypress Semiconductor Corporation Multi-channel physical interfaces and methods for static random access memory devices
US9361973B2 (en) 2013-10-28 2016-06-07 Cypress Semiconductor Corporation Multi-channel, multi-bank memory with wide data input/output

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1218761B (de) * 1963-07-19 1966-06-08 International Business Machines Corporation, Armonk, N. Y. (V. St. A.) Datenspeidbereinrichtung
US3348210A (en) * 1964-12-07 1967-10-17 Bell Telephone Labor Inc Digital computer employing plural processors
FR2253421A5 (de) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
JPS5841538B2 (ja) * 1975-12-04 1983-09-13 株式会社東芝 マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
US4400771A (en) * 1975-12-04 1983-08-23 Tokyo Shibaura Electric Co., Ltd. Multi-processor system with programmable memory-access priority control
US4212057A (en) * 1976-04-22 1980-07-08 General Electric Company Shared memory multi-microprocessor computer system
US4051551A (en) * 1976-05-03 1977-09-27 Burroughs Corporation Multidimensional parallel access computer memory system
US4402046A (en) * 1978-12-21 1983-08-30 Intel Corporation Interprocessor communication system
US4280176A (en) * 1978-12-26 1981-07-21 International Business Machines Corporation Memory configuration, address interleaving, relocation and access control system
JPS55112651A (en) * 1979-02-21 1980-08-30 Fujitsu Ltd Virtual computer system
US4449183A (en) * 1979-07-09 1984-05-15 Digital Equipment Corporation Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
US4365292A (en) * 1979-11-26 1982-12-21 Burroughs Corporation Array processor architecture connection network
US4392200A (en) * 1980-01-28 1983-07-05 Digital Equipment Corporation Cached multiprocessor system with pipeline timing
US4380798A (en) * 1980-09-15 1983-04-19 Motorola, Inc. Semaphore register including ownership bits
US4480304A (en) * 1980-10-06 1984-10-30 International Business Machines Corporation Method and means for the retention of locks across system, subsystem, and communication failures in a multiprocessing, multiprogramming, shared data environment
US4509140A (en) * 1980-11-10 1985-04-02 Wang Laboratories, Inc. Data transmitting link
KR860001434B1 (ko) * 1980-11-21 1986-09-24 후지쑤 가부시끼가이샤 데이타 처리시 스템
US4394727A (en) * 1981-05-04 1983-07-19 International Business Machines Corporation Multi-processor task dispatching apparatus
US4455602A (en) * 1981-05-22 1984-06-19 Data General Corporation Digital data processing system having an I/O means using unique address providing and access priority control techniques
DE3151120C2 (de) * 1981-12-23 1983-12-01 Siemens AG, 1000 Berlin und 8000 München Datenverarbeitungsanlage mit Arbeitsspeicher und mehreren in Serie geschalteten Prozessoren
US4442487A (en) * 1981-12-31 1984-04-10 International Business Machines Corporation Three level memory hierarchy using write and share flags
US4489381A (en) * 1982-08-06 1984-12-18 International Business Machines Corporation Hierarchical memories having two ports at each subordinate memory level
US4493036A (en) * 1982-12-14 1985-01-08 Honeywell Information Systems Inc. Priority resolver having dynamically adjustable priority levels
ATE154151T1 (de) * 1983-04-25 1997-06-15 Cray Research Inc Mehrprozessorsteuerung für vektorrechner
US4661900A (en) * 1983-04-25 1987-04-28 Cray Research, Inc. Flexible chaining in vector processor with selective use of vector registers as operand and result registers
US4636942A (en) * 1983-04-25 1987-01-13 Cray Research, Inc. Computer vector multiprocessing control
US4630230A (en) * 1983-04-25 1986-12-16 Cray Research, Inc. Solid state storage device
US4901230A (en) * 1983-04-25 1990-02-13 Cray Research, Inc. Computer vector multiprocessing control with multiple access memory and priority conflict resolution method
US4745545A (en) * 1985-06-28 1988-05-17 Cray Research, Inc. Memory reference control in a multiprocessor
US4754398A (en) * 1985-06-28 1988-06-28 Cray Research, Inc. System for multiprocessor communication using local and common semaphore and information registers
US4945479A (en) * 1985-07-31 1990-07-31 Unisys Corporation Tightly coupled scientific processing system
US4766535A (en) * 1985-12-20 1988-08-23 International Business Machines Corporation High-performance multiple port memory

Also Published As

Publication number Publication date
DE69102431T2 (de) 1994-09-29
US5247637A (en) 1993-09-21
WO1991019257A1 (en) 1991-12-12
DE69102431D1 (de) 1994-07-14
EP0532542B1 (de) 1994-06-08
EP0532542A1 (de) 1993-03-24

Similar Documents

Publication Publication Date Title
DE69102431D1 (de) Multiprozessor-system mit anteiliger nutzung eines speichers.
DE68927172D1 (de) Multiprozessorsystem mit cache-speichern
ITBO910081A0 (it) Sistema idraulico per un cilindro idraulico, in particolare del tipo apistone differenziale
TW197505B (de)
DE69122294D1 (de) Verbindungstechnik für Prozessoren, die auf Befehlsebene parallel arbeiten
DE69027253D1 (de) Multiprozessor-Cachespeichersystem
ES2180791T3 (es) Juego de construccion destinado principalmente a la creacion de pistas de rodaje.
DE69420048D1 (de) Verbrennungssystem mit innerer, zirkulierender wirbelschicht
SE9503074D0 (sv) Balk
NO892246D0 (no) Avkjoelings-ekspansjonsventil i kjoelesystem.
KR930702645A (ko) NOx 제어용 과연소 공기시스템
DE69106569D1 (de) Strahlaufweiter mit veränderlicher Vergrösserung.
ITRM930684A0 (it) Coloranti azoici reattivi nei confronti di fibre (caso 150-5654).
DE69101904D1 (de) Druckflüssigkeitsmechanismus von drehbaren Nocken Bauart.
ES2072549T3 (es) Motores de pistones en v.
FI863031A0 (fi) Engreppsblandventil med ett hydrauliskt verkande organ, som pressar patronen.
DE69101881D1 (de) Hydraulisches Bremssystem mit zugehörigem Druckminderventil.
FR2657400B1 (fr) Maitre-cylindre hydraulique.
DE68914434D1 (de) Doppelzylinder bioreaktor.
ITMI941852A0 (it) Punteria con compensazione idraulica del gioco valvolare
DE68921869D1 (de) Ein-/Ausgabebuscachespeicherung.
ITMI930768A0 (it) Dichiarazione ai sensi art. 4 del d.m. del 3 aprile 1981 (n. 2)
ITNA950015A1 (it) Calcolatore numerico parallelo multiprocessore
SE8102243L (sv) Parallellforing
IT9019153A1 (it) Valvola cardiaca artificiale, con elevatissimo grado di sicurezza

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties