ATE164243T1 - Ein-/ausgabesteuerungssystem und verfahren - Google Patents

Ein-/ausgabesteuerungssystem und verfahren

Info

Publication number
ATE164243T1
ATE164243T1 AT93109553T AT93109553T ATE164243T1 AT E164243 T1 ATE164243 T1 AT E164243T1 AT 93109553 T AT93109553 T AT 93109553T AT 93109553 T AT93109553 T AT 93109553T AT E164243 T1 ATE164243 T1 AT E164243T1
Authority
AT
Austria
Prior art keywords
signal
mdb
data
controller
memory
Prior art date
Application number
AT93109553T
Other languages
English (en)
Inventor
Carl Ellison
Randy Sybel
William D Snapper
Jonathan West
Original Assignee
Stratus Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stratus Computer Inc filed Critical Stratus Computer Inc
Application granted granted Critical
Publication of ATE164243T1 publication Critical patent/ATE164243T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Bus Control (AREA)
  • Selective Calling Equipment (AREA)
  • Multi Processors (AREA)
  • Jib Cranes (AREA)
AT93109553T 1992-06-15 1993-06-15 Ein-/ausgabesteuerungssystem und verfahren ATE164243T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/898,157 US5475860A (en) 1992-06-15 1992-06-15 Input/output control system and method for direct memory transfer according to location addresses provided by the source unit and destination addresses provided by the destination unit

Publications (1)

Publication Number Publication Date
ATE164243T1 true ATE164243T1 (de) 1998-04-15

Family

ID=25409036

Family Applications (1)

Application Number Title Priority Date Filing Date
AT93109553T ATE164243T1 (de) 1992-06-15 1993-06-15 Ein-/ausgabesteuerungssystem und verfahren

Country Status (7)

Country Link
US (1) US5475860A (de)
EP (1) EP0578013B1 (de)
JP (1) JP3280759B2 (de)
AT (1) ATE164243T1 (de)
AU (1) AU4124993A (de)
CA (1) CA2098350A1 (de)
DE (1) DE69317481T2 (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW276312B (de) * 1992-10-20 1996-05-21 Cirrlis Logic Inc
EP0977127A2 (de) 1994-03-11 2000-02-02 The Panda Project Verfahren zum Konfigurieren eines Rechnersystems
US6163793A (en) * 1994-08-05 2000-12-19 Intel Corporation Method and apparatus for using a driver program executing on a host processor to control the execution of code on an auxiliary processor
AU5886396A (en) * 1995-06-30 1997-02-05 Siemens Energy & Automation, Inc. Voltage regulator controller having means for automatic configuration of accessory devices
DE69628798T2 (de) * 1995-10-16 2004-04-29 Hitachi, Ltd. Verfahren zur Übertragung von Multimediadaten
US5968143A (en) * 1995-12-13 1999-10-19 International Business Machines Corporation Information handling system for transfer of command blocks to a local processing side without local processor intervention
US5991520A (en) * 1996-02-02 1999-11-23 Sony Corporation Application programming interface for managing and automating data transfer operations between applications over a bus structure
US7577782B2 (en) * 1996-02-02 2009-08-18 Sony Corporation Application programming interface for data transfer and bus management over a bus structure
US6233637B1 (en) 1996-03-07 2001-05-15 Sony Corporation Isochronous data pipe for managing and manipulating a high-speed stream of isochronous data flowing between an application and a bus structure
US6519268B1 (en) 1996-03-07 2003-02-11 Sony Corporation Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure
US5797043A (en) * 1996-03-13 1998-08-18 Diamond Multimedia Systems, Inc. System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs
US5822553A (en) * 1996-03-13 1998-10-13 Diamond Multimedia Systems, Inc. Multiple parallel digital data stream channel controller architecture
US6070219A (en) * 1996-10-09 2000-05-30 Intel Corporation Hierarchical interrupt structure for event notification on multi-virtual circuit network interface controller
US6151688A (en) 1997-02-21 2000-11-21 Novell, Inc. Resource management in a clustered computer system
US5951706A (en) * 1997-06-30 1999-09-14 International Business Machines Corporation Method of independent simultaneous queueing of message descriptors
US6081851A (en) * 1997-12-15 2000-06-27 Intel Corporation Method and apparatus for programming a remote DMA engine residing on a first bus from a destination residing on a second bus
US6219828B1 (en) * 1998-09-30 2001-04-17 International Business Machines Corporation Method for using two copies of open firmware for self debug capability
US6496487B2 (en) 1998-11-05 2002-12-17 Visteon Global Technologies, Inc. Efficient full duplex simultaneous message transfer
JP3990833B2 (ja) 1998-12-11 2007-10-17 キヤノン株式会社 通信制御方法及び装置
US6381190B1 (en) * 1999-05-13 2002-04-30 Nec Corporation Semiconductor memory device in which use of cache can be selected
US6393506B1 (en) 1999-06-15 2002-05-21 National Semiconductor Corporation Virtual channel bus and system architecture
US6467084B1 (en) * 1999-12-16 2002-10-15 Emware, Inc. Systems and methods for reprogramming an embedded device with program code using relocatable program code
US6901481B2 (en) 2000-04-14 2005-05-31 Stratus Technologies Bermuda Ltd. Method and apparatus for storing transactional information in persistent memory
US6802022B1 (en) 2000-04-14 2004-10-05 Stratus Technologies Bermuda Ltd. Maintenance of consistent, redundant mass storage images
US6862689B2 (en) 2001-04-12 2005-03-01 Stratus Technologies Bermuda Ltd. Method and apparatus for managing session information
JP2001333137A (ja) * 2000-05-23 2001-11-30 Mitsubishi Electric Corp 自主動作通信制御装置及び自主動作通信制御方法
US6629166B1 (en) * 2000-06-29 2003-09-30 Intel Corporation Methods and systems for efficient connection of I/O devices to a channel-based switched fabric
US6948010B2 (en) 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
US6886171B2 (en) * 2001-02-20 2005-04-26 Stratus Technologies Bermuda Ltd. Caching for I/O virtual address translation and validation using device drivers
US6766413B2 (en) 2001-03-01 2004-07-20 Stratus Technologies Bermuda Ltd. Systems and methods for caching with file-level granularity
US6874102B2 (en) 2001-03-05 2005-03-29 Stratus Technologies Bermuda Ltd. Coordinated recalibration of high bandwidth memories in a multiprocessor computer
US6996750B2 (en) 2001-05-31 2006-02-07 Stratus Technologies Bermuda Ltd. Methods and apparatus for computer bus error termination
US6785753B2 (en) * 2001-06-01 2004-08-31 Sonics, Inc. Method and apparatus for response modes in pipelined environment
EP1341092A1 (de) * 2002-03-01 2003-09-03 Motorola, Inc. Verfahren und Anordnung zum virtuellen Direktspeicherzugriff
US7788324B2 (en) * 2002-03-29 2010-08-31 Atto Technology, Inc. Method and system for improving the efficiency and ensuring the integrity of a data transfer
KR100365910B1 (en) * 2002-08-02 2002-12-31 Nexon Co Ltd System for transmitting/receiving file
JP2006033651A (ja) * 2004-07-21 2006-02-02 Yokogawa Electric Corp 通信システム
US9135168B2 (en) 2010-07-07 2015-09-15 Marvell World Trade Ltd. Apparatus and method for generating descriptors to reaccess a non-volatile semiconductor memory of a storage drive due to an error
US9141538B2 (en) 2010-07-07 2015-09-22 Marvell World Trade Ltd. Apparatus and method for generating descriptors to transfer data to and from non-volatile semiconductor memory of a storage drive
US8868852B2 (en) 2010-07-07 2014-10-21 Marvell World Trade Ltd. Interface management control systems and methods for non-volatile semiconductor memory
WO2014079491A1 (en) * 2012-11-21 2014-05-30 Qatar Foundation Methods, remote access systems, client computing devices, and server devices for use in remote access systems
WO2015016903A1 (en) 2013-07-31 2015-02-05 Hewlett-Packard Development Company, L.P. Data move engine to move a block of data
US10025736B1 (en) * 2014-04-17 2018-07-17 Bitmicro Networks, Inc. Exchange message protocol message transmission between two devices
WO2016077570A1 (en) 2014-11-13 2016-05-19 Virtual Software Systems, Inc. System for cross-host, multi-thread session alignment
US11748174B2 (en) * 2019-10-02 2023-09-05 Intel Corporation Method for arbitration and access to hardware request ring structures in a concurrent environment

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4419728A (en) * 1981-06-22 1983-12-06 Bell Telephone Laboratories, Incorporated Channel interface circuit providing virtual channel number translation and direct memory access
IT1151351B (it) * 1982-01-19 1986-12-17 Italtel Spa Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave
US4466098A (en) * 1982-06-11 1984-08-14 Siemens Corporation Cross channel circuit for an electronic system having two or more redundant computers
US4924427A (en) * 1985-11-15 1990-05-08 Unisys Corporation Direct memory access controller with direct memory to memory transfers
US5175855A (en) * 1987-07-27 1992-12-29 Laboratory Technologies Corporation Method for communicating information between independently loaded, concurrently executing processes
JPH0693688B2 (ja) * 1989-03-31 1994-11-16 松下電器産業株式会社 通信機能付き電子機器
US5117486A (en) * 1989-04-21 1992-05-26 International Business Machines Corp. Buffer for packetizing block of data with different sizes and rates received from first processor before transferring to second processor
JP2964151B2 (ja) * 1989-07-03 1999-10-18 富士通株式会社 通信制御方式
US5255372A (en) * 1990-08-31 1993-10-19 International Business Machines Corporation Apparatus for efficiently interconnecing channels of a multiprocessor system multiplexed via channel adapters
US5237662A (en) * 1991-06-27 1993-08-17 Digital Equipment Corporation System and method with a procedure oriented input/output mechanism

Also Published As

Publication number Publication date
JPH06161932A (ja) 1994-06-10
EP0578013B1 (de) 1998-03-18
US5475860A (en) 1995-12-12
DE69317481T2 (de) 1998-11-19
CA2098350A1 (en) 1993-12-16
DE69317481D1 (de) 1998-04-23
AU4124993A (en) 1993-12-23
JP3280759B2 (ja) 2002-05-13
EP0578013A1 (de) 1994-01-12

Similar Documents

Publication Publication Date Title
ATE164243T1 (de) Ein-/ausgabesteuerungssystem und verfahren
KR920704222A (ko) 고속, 플렉시블 소오스/종착 데이타 버스트 직접 메모리 억세스 제어기
KR850006652A (ko) 프로세스와 메모리를 내장한 집적회로와 그것을 사용한 시스템
KR890006019A (ko) 토큰패싱 버스방식을 사용한 네트워크 시스템
ATE148243T1 (de) Verbesserungen in neuronalnetzen
KR890007173A (ko) 애드레스 버스 제어장치
FI92079C (fi) Tekstiilinvärjäyslaite ja menetelmä kuviotietojen reaaliaikaisen valinnan mahdollistamiseksi
JPS5786959A (en) Data transfer control system
KR890015108A (ko) 데이타 전송 제어 시스템
KR880009306A (ko) 직접 메모리 엑세스 제어 장치
MY111292A (en) Data bus.
JPS56110125A (en) Data processing device
ATE68612T1 (de) Einschaltungsvorrichtung zum unabhaengigen verbinden von zusatzspeichern mit einem datenverarbeitungssystem.
KR960703250A (ko) 버스 시스템의 작동 방법 및 이 작동 방법을 수행하기 위한 장치(process and arrangement for operating a bus system)
SE9203016L (sv) Signalbehandlingssystem med delat dataminne
DE69229155D1 (de) Verfahren zur Nachrichtenwegidentifizierung und Nachrichtenverarbeitungsgerät
FR2688908B1 (fr) Procede de communication avec un automate programmable industriel et interface pour la mise en óoeuvre du procede.
JPS5622157A (en) Process system multiplexing system
KR890013567A (ko) 다이렉트 메모리 액세스 제어장치
JPS57153341A (en) Microprogram processing system
SE9103450D0 (sv) Anordning foer oeverfoering av data
KR960043736A (ko) 영상 전용의 데이타버스를 가지는 영상처리시스템과 그 제어방법
KR970071242A (ko) 다중처리 시스템의 데이타 경로 제어장치
JPS56155463A (en) Data transferring system
KR960030009A (ko) 공유메모리를 사용한 통신 장치

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties