ATE178725T1 - Verdrahteter oder auf übergang-art basis für vlsi-systeme - Google Patents
Verdrahteter oder auf übergang-art basis für vlsi-systemeInfo
- Publication number
- ATE178725T1 ATE178725T1 AT92308878T AT92308878T ATE178725T1 AT E178725 T1 ATE178725 T1 AT E178725T1 AT 92308878 T AT92308878 T AT 92308878T AT 92308878 T AT92308878 T AT 92308878T AT E178725 T1 ATE178725 T1 AT E178725T1
- Authority
- AT
- Austria
- Prior art keywords
- bus line
- bus
- wired
- circuit
- sampling
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
- G06F13/4077—Precharging or discharging
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Communication Cables (AREA)
- Small-Scale Networks (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US07/772,188 US5153455A (en) | 1991-10-07 | 1991-10-07 | Transition-based wired "OR" for VLSI systems |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE178725T1 true ATE178725T1 (de) | 1999-04-15 |
Family
ID=25094244
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT92308878T ATE178725T1 (de) | 1991-10-07 | 1992-09-29 | Verdrahteter oder auf übergang-art basis für vlsi-systeme |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5153455A (de) |
| EP (1) | EP0536929B1 (de) |
| JP (1) | JPH05265946A (de) |
| AT (1) | ATE178725T1 (de) |
| DE (1) | DE69228851T2 (de) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5488317A (en) * | 1993-10-22 | 1996-01-30 | Texas Instruments Incorporated | Wired logic functions on FPGA's |
| JPH07212211A (ja) * | 1994-01-13 | 1995-08-11 | Fujitsu Ltd | 出力バッファ回路 |
| US5621677A (en) * | 1994-04-29 | 1997-04-15 | Cypress Semiconductor Corp. | Method and apparatus for precharging match output in a cascaded content addressable memory system |
| SE515342C2 (sv) * | 1994-04-29 | 2001-07-16 | Ericsson Telefon Ab L M | Digitalt tidsväljarsystem |
| US5804990A (en) * | 1994-09-30 | 1998-09-08 | Cirrus Logic, Inc. | Wired combinational logic circuit with pullup and pulldown devices |
| FR2753586B1 (fr) * | 1996-09-18 | 1998-11-20 | Sgs Thomson Microelectronics | Circuit tampon de sortie de signaux logiques |
| EP0911970A3 (de) * | 1997-10-09 | 2001-01-10 | Lucent Technologies Inc. | Flankendetektorschaltung |
| US5825708A (en) * | 1997-11-18 | 1998-10-20 | Western Digital Corporation | Control system for allowing multiple chips of a disk drive to safely assert and de-assert a reset signal on a reset line |
| US6275883B1 (en) * | 1999-01-15 | 2001-08-14 | Advanced Memory International, Inc. | Contention-free signaling scheme for shared control signals |
| US20090009001A1 (en) * | 2007-07-05 | 2009-01-08 | Liebert Corporation | Method and apparatus for synchronization of actions in a parallel ups system using a serial communications bus |
| WO2021075302A1 (ja) * | 2019-10-15 | 2021-04-22 | 株式会社ソニー・インタラクティブエンタテインメント | 信号処理チップ、及び信号処理システム |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2085599B (en) * | 1980-09-30 | 1984-09-19 | Gould Advance Ltd | Automatic drift correction |
| US4500988A (en) * | 1982-03-08 | 1985-02-19 | Sperry Corporation | VLSI Wired-OR driver/receiver circuit |
| US4594654A (en) * | 1983-11-04 | 1986-06-10 | Advanced Micro Devices, Inc. | Circuit for controlling external bipolar buffers from an MOS peripheral device |
| US4633394A (en) * | 1984-04-24 | 1986-12-30 | International Business Machines Corp. | Distributed arbitration for multiple processors |
| NL8700948A (nl) * | 1987-04-22 | 1988-11-16 | Philips Nv | Detektie-inrichting voor detektie van signaalveranderingen in een impulsvormig signaal. |
| US4749879A (en) * | 1987-06-18 | 1988-06-07 | Spectra-Physics, Inc. | Signal transition detection method and system |
| DE3943394A1 (de) * | 1989-12-30 | 1991-07-04 | Bosch Gmbh Robert | Triggerschaltung mit selbsteinstellendem referenzwert |
| US5124584A (en) * | 1990-10-22 | 1992-06-23 | Sgs-Thomson Microelectronics, Inc. | Address buffer circuit with transition-based latching |
-
1991
- 1991-10-07 US US07/772,188 patent/US5153455A/en not_active Expired - Fee Related
-
1992
- 1992-09-29 AT AT92308878T patent/ATE178725T1/de not_active IP Right Cessation
- 1992-09-29 DE DE69228851T patent/DE69228851T2/de not_active Expired - Fee Related
- 1992-09-29 EP EP92308878A patent/EP0536929B1/de not_active Expired - Lifetime
- 1992-10-07 JP JP4268452A patent/JPH05265946A/ja not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| DE69228851T2 (de) | 2000-01-05 |
| JPH05265946A (ja) | 1993-10-15 |
| DE69228851D1 (de) | 1999-05-12 |
| US5153455A (en) | 1992-10-06 |
| EP0536929B1 (de) | 1999-04-07 |
| EP0536929A1 (de) | 1993-04-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE178725T1 (de) | Verdrahteter oder auf übergang-art basis für vlsi-systeme | |
| IN164539B (de) | ||
| HK42090A (en) | A semiconductor integrated circuit | |
| JPS57116424A (en) | Parallel-to-serial converting circuit | |
| SE8206362D0 (sv) | Overvakningsanordning vid integrerade drivforsterkare | |
| DE69414310D1 (de) | Integrierte Halbleiterschaltung mit Prüfschaltung | |
| JPS5746535A (en) | Mos type circuit | |
| JPS57133644A (en) | Semiconductor integrated circuit device | |
| EP0616224A3 (de) | Halbleiterbauelement und Einbrennverfahren dafür. | |
| DE58906010D1 (de) | Serielle Datenschnittstelle. | |
| JPS5696530A (en) | Driving circuit of tri-state type | |
| JPS6453611A (en) | Driver circuit | |
| JPS6432647A (en) | Semiconductor integrated circuit device | |
| JPS6476486A (en) | Memory ic | |
| JPS5745657A (en) | Storage device | |
| JPS6419459A (en) | Common bus arbiter | |
| JPS55145431A (en) | A/d converter | |
| SU1408528A1 (ru) | Элемент ПРОВОДНОЕ ИЛИ | |
| SU1676068A1 (ru) | Универсальна двоична чейка | |
| JPS56114031A (en) | Input data reading in system | |
| SU1629982A1 (ru) | Электронный ключ | |
| SU961145A1 (ru) | Оптоэлектронный переключатель | |
| JPS6441951A (en) | Dma controller | |
| EP0262636A3 (en) | Circuit arrangement for selecting and/or aligning data units in data processors | |
| JPS6476211A (en) | Digital logic integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |