ATE183315T1 - Verfahren und gerät zum verschlüsseln und entschlüsseln von kommunikationsdaten - Google Patents
Verfahren und gerät zum verschlüsseln und entschlüsseln von kommunikationsdatenInfo
- Publication number
- ATE183315T1 ATE183315T1 AT92308056T AT92308056T ATE183315T1 AT E183315 T1 ATE183315 T1 AT E183315T1 AT 92308056 T AT92308056 T AT 92308056T AT 92308056 T AT92308056 T AT 92308056T AT E183315 T1 ATE183315 T1 AT E183315T1
- Authority
- AT
- Austria
- Prior art keywords
- mod
- encrypting
- communication data
- computation
- repetition
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
- G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
- G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
- G07F7/1016—Devices or methods for securing the PIN and other transaction-data, e.g. by encryption
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/722—Modular multiplication
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/728—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using Montgomery reduction
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/723—Modular exponentiation
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Storage Device Security (AREA)
- Facsimile Transmission Control (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
- Error Detection And Correction (AREA)
- Mobile Radio Communication Systems (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22598691A JP3406914B2 (ja) | 1991-09-05 | 1991-09-05 | 演算装置及びこれを備えた暗号化装置、復号装置 |
| JP12498292A JP3302043B2 (ja) | 1992-05-18 | 1992-05-18 | 暗号通信方法及びそのシステム |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE183315T1 true ATE183315T1 (de) | 1999-08-15 |
Family
ID=26461535
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT92308056T ATE183315T1 (de) | 1991-09-05 | 1992-09-04 | Verfahren und gerät zum verschlüsseln und entschlüsseln von kommunikationsdaten |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5321752A (de) |
| EP (1) | EP0531158B1 (de) |
| AT (1) | ATE183315T1 (de) |
| DE (1) | DE69229766T2 (de) |
Families Citing this family (54)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5513133A (en) * | 1992-11-30 | 1996-04-30 | Fortress U&T Ltd. | Compact microelectronic device for performing modular multiplication and exponentiation over large numbers |
| JPH0720778A (ja) * | 1993-07-02 | 1995-01-24 | Fujitsu Ltd | 剰余計算装置、テーブル作成装置および乗算剰余計算装置 |
| ATE252796T1 (de) * | 1993-07-20 | 2003-11-15 | Canon Kk | Verfahren und kommunikationssystem unter verwendung einer verschlüsselungseinrichtung |
| US5398284A (en) * | 1993-11-05 | 1995-03-14 | United Technologies Automotive, Inc. | Cryptographic encoding process |
| EP0656709B1 (de) * | 1993-11-30 | 2005-07-13 | Canon Kabushiki Kaisha | Verfahren und Anordnung zur Verschlüsselung/Entschlüsselung auf der Basis des Montgomery-Verfahrens unter Verwendung von effizienter modularer Multiplikation |
| FR2724741B1 (fr) * | 1994-09-21 | 1996-12-20 | Sgs Thomson Microelectronics | Circuit electronique de calcul modulaire dans un corps fini |
| FR2725055A1 (fr) * | 1994-09-28 | 1996-03-29 | Trt Telecom Radio Electr | Dispositif de calculs d'operations modulaires et carte a puce comportant un tel dispositif |
| JP3504050B2 (ja) * | 1996-01-26 | 2004-03-08 | 株式会社東芝 | べき乗剰余演算方法及び装置 |
| JP3525209B2 (ja) * | 1996-04-05 | 2004-05-10 | 株式会社 沖マイクロデザイン | べき乗剰余演算回路及びべき乗剰余演算システム及びべき乗剰余演算のための演算方法 |
| KR100218683B1 (ko) * | 1996-12-04 | 1999-09-01 | 정선종 | 정보 보호용 모듈러 승산 장치 |
| US5848159A (en) * | 1996-12-09 | 1998-12-08 | Tandem Computers, Incorporated | Public key cryptographic apparatus and method |
| US6088453A (en) * | 1997-01-27 | 2000-07-11 | Kabushiki Kaisha Toshiba | Scheme for computing Montgomery division and Montgomery inverse realizing fast implementation |
| US6144743A (en) * | 1997-02-07 | 2000-11-07 | Kabushiki Kaisha Toshiba | Information recording medium, recording apparatus, information transmission system, and decryption apparatus |
| US6748410B1 (en) | 1997-05-04 | 2004-06-08 | M-Systems Flash Disk Pioneers, Ltd. | Apparatus and method for modular multiplication and exponentiation based on montgomery multiplication |
| ES2293677T3 (es) | 1997-05-04 | 2008-03-16 | Sandisk Il Ltd | Aparato y metodo mejorados para la multiplicacion y exponenciacion modulares basadas en la multiplicacion de montgomery. |
| US6026421A (en) * | 1997-11-26 | 2000-02-15 | Atmel Corporation | Apparatus for multiprecision integer arithmetic |
| IL128007A (en) * | 1999-01-11 | 2003-02-12 | Milsys Ltd | Enhancements on compact logic devices and also for accelerating and securing computations in modular arithmetic especially for use in public key cryptographic co-processors designed for elliptic curve and rsa type computations |
| US7277540B1 (en) * | 1999-01-20 | 2007-10-02 | Kabushiki Kaisha Toshiba | Arithmetic method and apparatus and crypto processing apparatus for performing multiple types of cryptography |
| US6925563B1 (en) * | 1999-09-22 | 2005-08-02 | Raytheon Company | Multiplication of modular numbers |
| US7240204B1 (en) * | 2000-03-31 | 2007-07-03 | State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Scalable and unified multiplication methods and apparatus |
| US6820105B2 (en) * | 2000-05-11 | 2004-11-16 | Cyberguard Corporation | Accelerated montgomery exponentiation using plural multipliers |
| US6963977B2 (en) * | 2000-12-19 | 2005-11-08 | International Business Machines Corporation | Circuits and methods for modular exponentiation |
| US6963645B2 (en) | 2000-12-19 | 2005-11-08 | International Business Machines Corporation | Method for implementing the chinese remainder theorem |
| US6978016B2 (en) * | 2000-12-19 | 2005-12-20 | International Business Machines Corporation | Circuits for calculating modular multiplicative inverse |
| US6804696B2 (en) | 2000-12-19 | 2004-10-12 | International Business Machines Corporation | Pipelining operations in a system for performing modular multiplication |
| US6914983B2 (en) | 2000-12-19 | 2005-07-05 | International Business Machines Corporation | Method for checking modular multiplication |
| US6763365B2 (en) | 2000-12-19 | 2004-07-13 | International Business Machines Corporation | Hardware implementation for modular multiplication using a plurality of almost entirely identical processor elements |
| JP3785044B2 (ja) * | 2001-01-22 | 2006-06-14 | 株式会社東芝 | べき乗剰余計算装置、べき乗剰余計算方法及び記録媒体 |
| US7016494B2 (en) * | 2001-03-26 | 2006-03-21 | Hewlett-Packard Development Company, L.P. | Multiple cryptographic key precompute and store |
| US7120248B2 (en) * | 2001-03-26 | 2006-10-10 | Hewlett-Packard Development Company, L.P. | Multiple prime number generation using a parallel prime number search algorithm |
| US7017064B2 (en) * | 2001-05-09 | 2006-03-21 | Mosaid Technologies, Inc. | Calculating apparatus having a plurality of stages |
| US20030072442A1 (en) * | 2001-10-01 | 2003-04-17 | Blakley George Robert | Cisponentiation method, software, and device for exponentiation |
| GB2383435A (en) * | 2001-12-18 | 2003-06-25 | Automatic Parallel Designs Ltd | Logic circuit for performing modular multiplication and exponentiation |
| DE10205713C1 (de) * | 2002-02-12 | 2003-08-07 | Infineon Technologies Ag | Vorrichtung und Verfahren zum Berechnen eines Ergebnisses aus einer Division |
| US7187770B1 (en) * | 2002-07-16 | 2007-03-06 | Cisco Technology, Inc. | Method and apparatus for accelerating preliminary operations for cryptographic processing |
| US7451326B2 (en) * | 2002-08-26 | 2008-11-11 | Mosaid Technologies, Inc. | Method and apparatus for processing arbitrary key bit length encryption operations with similar efficiencies |
| US7386705B2 (en) | 2002-08-27 | 2008-06-10 | Mosaid Technologies Inc. | Method for allocating processor resources and system for encrypting data |
| US7962741B1 (en) * | 2002-09-12 | 2011-06-14 | Juniper Networks, Inc. | Systems and methods for processing packets for encryption and decryption |
| US7627114B2 (en) * | 2002-10-02 | 2009-12-01 | International Business Machines Corporation | Efficient modular reduction and modular multiplication |
| JP2004145010A (ja) * | 2002-10-24 | 2004-05-20 | Renesas Technology Corp | 暗号回路 |
| US7260595B2 (en) * | 2002-12-23 | 2007-08-21 | Arithmatica Limited | Logic circuit and method for carry and sum generation and method of designing such a logic circuit |
| JP4180024B2 (ja) * | 2004-07-09 | 2008-11-12 | Necエレクトロニクス株式会社 | 乗算剰余演算器及び情報処理装置 |
| JP4170267B2 (ja) * | 2004-07-09 | 2008-10-22 | Necエレクトロニクス株式会社 | 乗算剰余演算器及び情報処理装置 |
| JP4681960B2 (ja) * | 2005-06-17 | 2011-05-11 | キヤノン株式会社 | 通信装置、通信装置の通信方法及びコンピュータプログラム |
| JP4182226B2 (ja) * | 2005-08-24 | 2008-11-19 | 国立大学法人名古屋大学 | 剰余系の計算方法及び装置並びにプログラム |
| US7873830B2 (en) * | 2006-01-13 | 2011-01-18 | International Business Machines Corporation | Methods for coordinating access to memory from at least two cryptography secure processing units |
| US8020006B2 (en) * | 2006-02-10 | 2011-09-13 | Cisco Technology, Inc. | Pipeline for high-throughput encrypt functions |
| US7760875B2 (en) * | 2006-06-29 | 2010-07-20 | Intel Corporation | Accelerating Diffie-Hellman key-exchange protocol with zero-biased exponent windowing |
| US7870395B2 (en) * | 2006-10-20 | 2011-01-11 | International Business Machines Corporation | Load balancing for a system of cryptographic processors |
| US8532288B2 (en) | 2006-12-01 | 2013-09-10 | International Business Machines Corporation | Selectively isolating processor elements into subsets of processor elements |
| US7890559B2 (en) * | 2006-12-22 | 2011-02-15 | International Business Machines Corporation | Forward shifting of processor element processing for load balancing |
| US7907724B2 (en) * | 2007-10-25 | 2011-03-15 | Infineon Technologies Ag | Method and apparatus for protecting an RSA calculation on an output by means of the chinese remainder theorem |
| US10101969B1 (en) * | 2016-03-21 | 2018-10-16 | Xilinx, Inc. | Montgomery multiplication devices |
| US10498532B2 (en) * | 2016-10-01 | 2019-12-03 | Intel Corporation | Parallel computation techniques for accelerated cryptographic capabilities |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4514592A (en) * | 1981-07-27 | 1985-04-30 | Nippon Telegraph & Telephone Public Corporation | Cryptosystem |
| US4633036A (en) * | 1984-05-31 | 1986-12-30 | Martin E. Hellman | Method and apparatus for use in public-key data encryption system |
| DE3763872D1 (de) * | 1986-03-05 | 1990-08-30 | Holger Sedlak | Kryptographie-verfahren und kryptographie-prozessor zur durchfuehrung des verfahrens. |
| US4996711A (en) * | 1989-06-21 | 1991-02-26 | Chaum David L | Selected-exponent signature systems |
| US5101431A (en) * | 1990-12-14 | 1992-03-31 | Bell Communications Research, Inc. | Systolic array for modular multiplication |
| US5142577A (en) * | 1990-12-17 | 1992-08-25 | Jose Pastor | Method and apparatus for authenticating messages |
-
1992
- 1992-09-04 DE DE69229766T patent/DE69229766T2/de not_active Expired - Fee Related
- 1992-09-04 EP EP92308056A patent/EP0531158B1/de not_active Expired - Lifetime
- 1992-09-04 AT AT92308056T patent/ATE183315T1/de not_active IP Right Cessation
- 1992-09-04 US US07/941,236 patent/US5321752A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP0531158A2 (de) | 1993-03-10 |
| US5321752A (en) | 1994-06-14 |
| EP0531158B1 (de) | 1999-08-11 |
| EP0531158A3 (en) | 1993-04-07 |
| HK1011430A1 (en) | 1999-07-09 |
| DE69229766D1 (de) | 1999-09-16 |
| DE69229766T2 (de) | 2000-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE183315T1 (de) | Verfahren und gerät zum verschlüsseln und entschlüsseln von kommunikationsdaten | |
| NO910658D0 (no) | Kryptografisk anordning for blokkvis omkodning basert paa psudotilfeldige ulineaere sekvenser. | |
| DE69939254D1 (de) | Kryptografisches Gerät und Verfahren | |
| DE69113245D1 (de) | Verschlüsselungssystem mit öffentlichem Schlüssel unter Verwendung elliptischer Kurven über Ringe. | |
| EP0656709A3 (de) | Verfahren und Anordnung zur Verschlüsselung/Entschlüsselung auf der Basis des Montgomery-Verfahrens unter Verwendung von effizienter modularer Multiplikation. | |
| DK1021887T3 (da) | Fremgangsmåde og anordning til frembringelse af en enkeltbitskryptering | |
| EA200100093A1 (ru) | Способ и устройство для криптографической передачи данных | |
| DK0389895T3 (da) | Fremgangsmåde og apparat til brugeridentifikation baseret på permuterede kerner | |
| EP0567148A3 (en) | Operating circuit for galois field | |
| WO1998024205A1 (en) | 32n + d bit key encryption-decryption system using chaos | |
| DE69533147D1 (de) | Kryptografische Datenverarbeitung unter Verwendung einer Kaskadierung kryptografischer Elemente in einer Rückkoppelung | |
| ATE251365T1 (de) | Selbstkorrigierendes verschleierungs-und verschlüsselungssystem und verfahren | |
| DE60019432D1 (de) | Eine technik, um einen parameter, wie z.b. eine prüfsumme, durch ein primitiv zu erzeugen, welche elementare register-operationen verwendet | |
| KR970072736A (ko) | 스팩트럼확산 통신방식 | |
| DE59309789D1 (de) | Paralleler additiver Scrambler und Descrambler | |
| EP0896452A3 (de) | Verfahren zur Datenverschlüsselungs-/Entschlüsselungsumwaldlung und Vorrichtungen und Datenkommunikationssystem zur Ausführung derselben | |
| ATE281731T1 (de) | Einrichtung und verfahren zum paketausgang | |
| ATE268080T1 (de) | Verschlüsselungsvorrichtung für binärkodierte nachrichten | |
| FI103237B1 (fi) | Menetelmä ja laite signaalitietojen ulkoisen detektoinnin estämiseksi | |
| EP0619659A2 (de) | Sequenzschrumpfgenerator für Kryptosysteme | |
| ATE199198T1 (de) | Verfahren zur blockweisen verschlüsselung/entschlüsselung unter verwendung von algebraischen linearen codes | |
| ATE4762T1 (de) | Vorrichtung zur chiffrierten uebermittlung von nachrichten. | |
| DE59309850D1 (de) | Verfahren und Vorrichtung zum Verschlüsseln und Entschlüsseln von Information | |
| KR970049467A (ko) | 병렬 스크램블링 장치 | |
| RU2000131638A (ru) | Способ шифрования с исправлением ошибок канала связи и устройство для его осуществления |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |