ATE185923T1 - Schreib-/lesetaktvergleichungsanordnung für einen pufferspeicher - Google Patents
Schreib-/lesetaktvergleichungsanordnung für einen pufferspeicherInfo
- Publication number
- ATE185923T1 ATE185923T1 AT94402002T AT94402002T ATE185923T1 AT E185923 T1 ATE185923 T1 AT E185923T1 AT 94402002 T AT94402002 T AT 94402002T AT 94402002 T AT94402002 T AT 94402002T AT E185923 T1 ATE185923 T1 AT E185923T1
- Authority
- AT
- Austria
- Prior art keywords
- write
- binary
- read
- counter
- counting
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Communication Control (AREA)
- Image Input (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9310824A FR2709857B1 (fr) | 1993-09-10 | 1993-09-10 | Dispositif de comparaison des rythmes d'écriture et de lecture d'une mémoire-tampon. |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE185923T1 true ATE185923T1 (de) | 1999-11-15 |
Family
ID=9450759
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT94402002T ATE185923T1 (de) | 1993-09-10 | 1994-09-08 | Schreib-/lesetaktvergleichungsanordnung für einen pufferspeicher |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0643394B1 (de) |
| AT (1) | ATE185923T1 (de) |
| DE (1) | DE69421237T2 (de) |
| FR (1) | FR2709857B1 (de) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4171538A (en) * | 1978-01-23 | 1979-10-16 | Rockwell International Corporation | Elastic store slip circuit apparatus for preventing read and write operations interference |
| US4611300A (en) * | 1984-08-21 | 1986-09-09 | Peavey Electronics Corp. | Digital delay line |
| US5267191A (en) * | 1989-04-03 | 1993-11-30 | Ncr Corporation | FIFO memory system |
| US5084841A (en) * | 1989-08-14 | 1992-01-28 | Texas Instruments Incorporated | Programmable status flag generator FIFO using gray code |
| GB9024084D0 (en) * | 1990-11-06 | 1990-12-19 | Int Computers Ltd | First-in-first-out buffer |
-
1993
- 1993-09-10 FR FR9310824A patent/FR2709857B1/fr not_active Expired - Fee Related
-
1994
- 1994-09-08 EP EP94402002A patent/EP0643394B1/de not_active Expired - Lifetime
- 1994-09-08 DE DE69421237T patent/DE69421237T2/de not_active Expired - Lifetime
- 1994-09-08 AT AT94402002T patent/ATE185923T1/de not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| EP0643394A1 (de) | 1995-03-15 |
| DE69421237D1 (de) | 1999-11-25 |
| FR2709857A1 (fr) | 1995-03-17 |
| EP0643394B1 (de) | 1999-10-20 |
| DE69421237T2 (de) | 2000-07-13 |
| FR2709857B1 (fr) | 1995-10-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69131610D1 (de) | Ermittlung des Speicheradressraums durch Verwendung von programmierbaren Grenzregistern mit Komparatoren mit einzelnen Ausgängen | |
| TW430806B (en) | Memory device having row decoder | |
| JPS4944642A (de) | ||
| EP0547888A3 (de) | ||
| CA2078319A1 (en) | Control signal method and device | |
| DE69421237D1 (de) | Schreib-/Lesetaktvergleichungsanordnung für einen Pufferspeicher | |
| ATE55528T1 (de) | Videosignalverarbeitungskreise. | |
| JPS5494016A (en) | Information signal reproducer | |
| KR890015285A (ko) | 반도체집적회로의 오동작방지회로 | |
| JPS5739438A (en) | Input controlling system | |
| KR960009470B1 (en) | 64bit block transmission controller between buses with different data transmission array | |
| FR2287067A1 (fr) | Dispositif de tamponnage d'informations entre un processeur et sa memoire principale | |
| JPS6472365A (en) | Data block writing system | |
| KR930001217A (ko) | 반도체 기억장치 | |
| SU1201830A1 (ru) | Устройство дл ввода информации | |
| KR100207481B1 (ko) | 데이터 검출을 위한 검출 시간 조정 장치 | |
| SU1183979A1 (ru) | Устройство для сбора информации о работе процессора | |
| SU576588A1 (ru) | Устройство дл цифровой магнитной записи | |
| NO930934D0 (no) | Databehandling med fordelte regneenheter | |
| SU1615718A1 (ru) | Устройство дл распределени заданий между ЭВМ | |
| JPS6470848A (en) | Picture display control system | |
| KR0172258B1 (ko) | 캐쉬 메모리 | |
| SU1488779A1 (ru) | Цифровой генератор функций' | |
| JPS56156981A (en) | Bubble memory device | |
| JPS6429926A (en) | Fifo circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |