ATE191801T1 - Speicherauswahl enthaltendes verarbeitungs-system und verfahren - Google Patents

Speicherauswahl enthaltendes verarbeitungs-system und verfahren

Info

Publication number
ATE191801T1
ATE191801T1 AT92304110T AT92304110T ATE191801T1 AT E191801 T1 ATE191801 T1 AT E191801T1 AT 92304110 T AT92304110 T AT 92304110T AT 92304110 T AT92304110 T AT 92304110T AT E191801 T1 ATE191801 T1 AT E191801T1
Authority
AT
Austria
Prior art keywords
processor
interrupt
page
memory page
processing system
Prior art date
Application number
AT92304110T
Other languages
English (en)
Inventor
David R Dettmer
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE191801T1 publication Critical patent/ATE191801T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342—Extension of operand address space
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
AT92304110T 1991-06-10 1992-05-07 Speicherauswahl enthaltendes verarbeitungs-system und verfahren ATE191801T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/712,944 US5293591A (en) 1991-06-10 1991-06-10 Processing system including memory selection of multiple memories and method in an interrupt environment

Publications (1)

Publication Number Publication Date
ATE191801T1 true ATE191801T1 (de) 2000-04-15

Family

ID=24864172

Family Applications (1)

Application Number Title Priority Date Filing Date
AT92304110T ATE191801T1 (de) 1991-06-10 1992-05-07 Speicherauswahl enthaltendes verarbeitungs-system und verfahren

Country Status (5)

Country Link
US (1) US5293591A (de)
EP (1) EP0518479B1 (de)
JP (1) JPH05165718A (de)
AT (1) ATE191801T1 (de)
DE (1) DE69230898T2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4403791A1 (de) * 1994-02-03 1995-08-10 Siemens Ag Datenverarbeitungsanlage
US5950222A (en) * 1996-03-14 1999-09-07 Sanyo Electric Co., Ltd. Microcomputer using a non-volatile memory
US5949997A (en) * 1997-01-03 1999-09-07 Ncr Corporation Method and apparatus for programming a microprocessor using an address decode circuit
US5751638A (en) * 1997-01-17 1998-05-12 Integrated Device Technology, Inc. Mail-box design for non-blocking communication across ports of a multi-port device
US6212607B1 (en) 1997-01-17 2001-04-03 Integrated Device Technology, Inc. Multi-ported memory architecture using single-ported RAM
US6108756A (en) * 1997-01-17 2000-08-22 Integrated Device Technology, Inc. Semaphore enhancement to allow bank selection of a shared resource memory device
US6198691B1 (en) * 1997-07-03 2001-03-06 Microchip Technology Incorporated Force page paging scheme for microcontrollers of various sizes using data random access memory
US6029241A (en) * 1997-10-28 2000-02-22 Microchip Technology Incorporated Processor architecture scheme having multiple bank address override sources for supplying address values and method therefor
US6353881B1 (en) 1999-05-17 2002-03-05 Sun Microsystems, Inc. Supporting space-time dimensional program execution by selectively versioning memory updates
WO2000070452A1 (en) * 1999-05-17 2000-11-23 Sun Microsystems, Inc. Dynamic handling of object versions to support space and time dimensional program execution
EP1577782B1 (de) * 2004-02-12 2010-04-28 Irdeto Access B.V. Verfahren und System zur externen Speicherung von Daten
JP4357442B2 (ja) * 2005-03-23 2009-11-04 株式会社東芝 プラン実行装置、プラン実行方法およびプログラム
US7930589B2 (en) * 2005-06-17 2011-04-19 Analog Devices, Inc. Interrupt-responsive non-volatile memory system and method

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3737860A (en) * 1972-04-13 1973-06-05 Honeywell Inf Systems Memory bank addressing
US4326247A (en) * 1978-09-25 1982-04-20 Motorola, Inc. Architecture for data processor
US4484271A (en) * 1979-01-31 1984-11-20 Honeywell Information Systems Inc. Microprogrammed system having hardware interrupt apparatus
US4368515A (en) * 1981-05-07 1983-01-11 Atari, Inc. Bank switchable memory system
US4475176A (en) * 1981-08-06 1984-10-02 Tokyo Shibaura Denki Kabushiki Kaisha Memory control system
US4603384A (en) * 1983-11-25 1986-07-29 Texas Instruments Incorporated Data processing system with multiple memories and program counter
US4685084A (en) * 1985-06-07 1987-08-04 Intel Corporation Apparatus for selecting alternate addressing mode and read-only memory
US4791603A (en) * 1986-07-18 1988-12-13 Honeywell Inc. Dynamically reconfigurable array logic
US4787032A (en) * 1986-09-08 1988-11-22 Compaq Computer Corporation Priority arbitration circuit for processor access
US5008816A (en) * 1987-11-06 1991-04-16 International Business Machines Corporation Data processing system with multi-access memory
US4839628A (en) * 1988-01-11 1989-06-13 Motorola, Inc. Paging receiver having selectively protected regions of memory
US5146581A (en) * 1988-02-24 1992-09-08 Sanyo Electric Co., Ltd. Subprogram executing data processing system having bank switching control storing in the same address area in each of memory banks
US4984213A (en) * 1989-02-21 1991-01-08 Compaq Computer Corporation Memory block address determination circuit
US5047989A (en) * 1989-03-10 1991-09-10 Intel Corporation Chapter mode selection apparatus for MOS memory

Also Published As

Publication number Publication date
US5293591A (en) 1994-03-08
EP0518479A3 (en) 1993-10-13
DE69230898D1 (de) 2000-05-18
EP0518479A2 (de) 1992-12-16
DE69230898T2 (de) 2000-12-07
EP0518479B1 (de) 2000-04-12
JPH05165718A (ja) 1993-07-02

Similar Documents

Publication Publication Date Title
ATE191801T1 (de) Speicherauswahl enthaltendes verarbeitungs-system und verfahren
EP0323795A3 (de) Verfahren und Vorrichtung zur Aufteilung von Datenverarbeitungsfunktionen zwischen mehreren Prozessoren
IL142676A0 (en) Control program product and data processing system
DE69231599D1 (de) System zur verteilung von verarbeiteten aufgaben in einen signal-prozessor und entscheidungsfindung schnittstelle-mikroprozessor
KR830006725A (ko) 수치 제어 방식
JPS6446135A (en) Central processor for digital computer
CA2146243A1 (en) General analysis system
DE69219335D1 (de) Steuerungssystem für werkzeugmaschine
JPS5779557A (en) Data processor
ES8500476A1 (es) Perfeccionamientos en un control de programa memorizable con programa de usuario recorrido ciclicamente.
JPS57182257A (en) Data interchange system of data processing system
KR840000829A (ko) 수치 제어 방법
EP0299075A1 (de) Verarbeitungseinheit mit mindestens einem zusatzprozessor
DE3680432D1 (de) Rasterbildspeicher.
JPS61202225A (ja) プロセツサによるハ−ドウエア制御方式
KR920007657A (ko) 유기 기기의 제어장치
JPS6466721A (en) Resetting circuit
JPS6459553A (en) Address conversion circuit
EP0278263A3 (de) Mehrfachbus-Direktspeicherzugriffssteuerungsgerät
JPS5491156A (en) Data processing system
ES2098550T3 (es) Control programable con memoria.
JPS6429932A (en) Address control system for signal processing
JPH06119014A (ja) 制御装置
JPS6198446A (ja) 制御レジスタ
JPH02191046A (ja) プログラムの追跡方式

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties