ATE195382T1 - Multiprozessorsystem und verfahren - Google Patents

Multiprozessorsystem und verfahren

Info

Publication number
ATE195382T1
ATE195382T1 AT90306777T AT90306777T ATE195382T1 AT E195382 T1 ATE195382 T1 AT E195382T1 AT 90306777 T AT90306777 T AT 90306777T AT 90306777 T AT90306777 T AT 90306777T AT E195382 T1 ATE195382 T1 AT E195382T1
Authority
AT
Austria
Prior art keywords
memory
central processing
datum
requesting access
processing units
Prior art date
Application number
AT90306777T
Other languages
English (en)
Inventor
Steven J Frank
Henry Burkhardt Iii
James B Rothnie
Benson I Margulies
Frederick D Weber
Linda Q Lee
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/370,287 external-priority patent/US5251308A/en
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of ATE195382T1 publication Critical patent/ATE195382T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3865—Recovery, e.g. branch miss-prediction, exception handling using deferred exception handling, e.g. exception flags
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/004—Error avoidance
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
AT90306777T 1989-06-22 1990-06-21 Multiprozessorsystem und verfahren ATE195382T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/370,287 US5251308A (en) 1987-12-22 1989-06-22 Shared memory multiprocessor with data hiding and post-store

Publications (1)

Publication Number Publication Date
ATE195382T1 true ATE195382T1 (de) 2000-08-15

Family

ID=23459010

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90306777T ATE195382T1 (de) 1989-06-22 1990-06-21 Multiprozessorsystem und verfahren

Country Status (5)

Country Link
EP (1) EP0404560B1 (de)
JP (1) JP3103581B2 (de)
AT (1) ATE195382T1 (de)
CA (1) CA2019300C (de)
DE (1) DE69033601T2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5761413A (en) * 1987-12-22 1998-06-02 Sun Microsystems, Inc. Fault containment system for multiprocessor with shared memory
CA2078312A1 (en) 1991-09-20 1993-03-21 Mark A. Kaufman Digital data processor with improved paging
CA2078315A1 (en) * 1991-09-20 1993-03-21 Christopher L. Reeve Parallel processing apparatus and method for utilizing tiling
US5313647A (en) * 1991-09-20 1994-05-17 Kendall Square Research Corporation Digital data processor with improved checkpointing and forking
US5245563A (en) * 1991-09-20 1993-09-14 Kendall Square Research Corporation Fast control for round unit
CA2078311A1 (en) * 1991-09-23 1993-03-24 Sun Microsystems, Inc. Fault containment system for multiprocessor with shared memory
CA2073516A1 (en) * 1991-11-27 1993-05-28 Peter Michael Kogge Dynamic multi-mode parallel processor array architecture computer system
TW567695B (en) * 2001-01-17 2003-12-21 Ibm Digital baseband system
JP2005250830A (ja) * 2004-03-04 2005-09-15 Hitachi Ltd プロセッサおよび主記憶共有マルチプロセッサ
US10542120B2 (en) * 2016-11-10 2020-01-21 Microsoft Technology Licensing, Llc Wirelessly providing operating system specific features
JP2020198044A (ja) * 2019-06-05 2020-12-10 富士通株式会社 並列処理装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4622631B1 (en) * 1983-12-30 1996-04-09 Recognition Int Inc Data processing system having a data coherence solution
US4755930A (en) 1985-06-27 1988-07-05 Encore Computer Corporation Hierarchical cache memory system and method
IT1184013B (it) * 1985-12-13 1987-10-22 Elsag Memoria ad elevata capacita accessibile a diverse agenti
US4811216A (en) * 1986-12-22 1989-03-07 American Telephone And Telegraph Company Multiprocessor memory management method
JP3023425B2 (ja) * 1987-10-09 2000-03-21 株式会社日立製作所 データ処理装置
US5055999A (en) 1987-12-22 1991-10-08 Kendall Square Research Corporation Multiprocessor digital data processing system
CA1320003C (en) 1987-12-22 1993-07-06 Steven J. Frank Interconnection system for multiprocessor structure

Also Published As

Publication number Publication date
EP0404560A3 (de) 1992-08-05
EP0404560A2 (de) 1990-12-27
DE69033601T2 (de) 2001-05-03
CA2019300A1 (en) 1990-12-22
EP0404560B1 (de) 2000-08-09
JP3103581B2 (ja) 2000-10-30
CA2019300C (en) 2001-06-12
JPH03129454A (ja) 1991-06-03
DE69033601D1 (de) 2000-09-14

Similar Documents

Publication Publication Date Title
ATE192874T1 (de) Speichervorrichtung und datenverarbeitungssystem mit einer solchen speichervorrichtung
DE3782045D1 (de) Rechnersystem mit multikanaldirektspeicherzugriffsarbitrierung.
EP0389242A3 (de) Multiprozessorsystem verwendendes Datenbasisverarbeitungssystem
EP0623875A3 (de) Multi-Prozessor-Rechnersystem mit prozessunabhängiger Adressierung von Kommunikationsregistern.
DE68913629D1 (de) Satzverriegelungsprozessor für vielfachverarbeitungsdatensystem.
DE69300041D1 (de) Mehrfachprozessor-Datenverarbeitungssystem.
ATE135833T1 (de) Speicherkonfiguration zur verwendung für schnittstellenbildung zwischen einer systemsteuereinheit für ein multiprozessorsystem und dem hauptspeicher
EP0602909A3 (de) SIMD-Architektur mit einem Bus zur Datenübertragung von und zu Verarbeitungseinheiten
EP0539012A3 (de)
DE69033601D1 (de) Multiprozessorsystem und Verfahren
DE3486161D1 (de) Datenverarbeitungssystem mit datenkohaerenz.
DE3280281D1 (de) Datenverarbeitungssystem mit hauptprozessor und datengesteuerten modulen.
DE3484235D1 (de) Datenverarbeitungssystem mit mehreren multiprozessorsystemen.
EP0519599A3 (en) Processing system with lock spaces
DE68919539D1 (de) Datenverarbeitungssystem mit Zugriffsquellen von verschiedenem Durchsatz.
DE3770390D1 (de) Datenverarbeitungssystem mit mit mehreren elektronischen modulen versehenen speicherkarten.
DE3888438D1 (de) Cachespeichersteuerungsvorrichtung für eine Datenverarbeitungsanordnung mit virtuellem Speicher.
DE69327504D1 (de) Datenprozessor mit Operationseinheiten, die gemeinsam Gruppen von Registerspeichern benutzen
DE68900708D1 (de) Datenuebertragungsverarbeitungssystem.
US4163288A (en) Associative memory
JPS56114062A (en) Multiplex information process system
DE3485079D1 (de) Subsystem mit geordnetem register fuer hochgeschwindigkeitsdatenverarbeitungssystem.
CA2081913A1 (en) Method and apparatus for managing page zero memory accesses in a multi-processor system
JPS6478361A (en) Data processing system
FR2707777B1 (fr) Ensemble informatique à mémoire partagée.