ATE195826T1 - Verarbeitungseinheit mit erkennung eines byteausrichtungsmechanismuses im speicherkontrollmechanismus - Google Patents

Verarbeitungseinheit mit erkennung eines byteausrichtungsmechanismuses im speicherkontrollmechanismus

Info

Publication number
ATE195826T1
ATE195826T1 AT95303290T AT95303290T ATE195826T1 AT E195826 T1 ATE195826 T1 AT E195826T1 AT 95303290 T AT95303290 T AT 95303290T AT 95303290 T AT95303290 T AT 95303290T AT E195826 T1 ATE195826 T1 AT E195826T1
Authority
AT
Austria
Prior art keywords
processing unit
memory
accesses
misaligned
generates
Prior art date
Application number
AT95303290T
Other languages
English (en)
Inventor
Michael D Pednau
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE195826T1 publication Critical patent/ATE195826T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3816—Instruction alignment, e.g. cache line crossing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
  • Image Input (AREA)
AT95303290T 1994-05-23 1995-05-17 Verarbeitungseinheit mit erkennung eines byteausrichtungsmechanismuses im speicherkontrollmechanismus ATE195826T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/247,247 US5566312A (en) 1994-05-23 1994-05-23 Processimg unit with programmable mis-aligned byte addressing

Publications (1)

Publication Number Publication Date
ATE195826T1 true ATE195826T1 (de) 2000-09-15

Family

ID=22934194

Family Applications (1)

Application Number Title Priority Date Filing Date
AT95303290T ATE195826T1 (de) 1994-05-23 1995-05-17 Verarbeitungseinheit mit erkennung eines byteausrichtungsmechanismuses im speicherkontrollmechanismus

Country Status (5)

Country Link
US (1) US5566312A (de)
EP (1) EP0684559B1 (de)
JP (1) JP3701045B2 (de)
AT (1) ATE195826T1 (de)
DE (1) DE69518465T2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6789179B2 (en) * 2001-06-29 2004-09-07 Broadcom Corporation Method and system for fast data access using a memory array
US7340495B2 (en) * 2001-10-29 2008-03-04 Intel Corporation Superior misaligned memory load and copy using merge hardware
US6993619B2 (en) 2003-03-28 2006-01-31 International Business Machines Corporation Single request data transfer regardless of size and alignment
US20070050592A1 (en) * 2005-08-31 2007-03-01 Gschwind Michael K Method and apparatus for accessing misaligned data streams
US8156310B2 (en) * 2006-09-11 2012-04-10 International Business Machines Corporation Method and apparatus for data stream alignment support

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4432055A (en) * 1981-09-29 1984-02-14 Honeywell Information Systems Inc. Sequential word aligned addressing apparatus
JPH01175649A (ja) * 1987-12-29 1989-07-12 Oki Electric Ind Co Ltd マイクロプロセッサ
US5170477A (en) * 1989-10-31 1992-12-08 Ibm Corporation Odd boundary address aligned direct memory acess device and method

Also Published As

Publication number Publication date
EP0684559B1 (de) 2000-08-23
US5566312A (en) 1996-10-15
JP3701045B2 (ja) 2005-09-28
JPH0844621A (ja) 1996-02-16
DE69518465T2 (de) 2001-04-12
DE69518465D1 (de) 2000-09-28
EP0684559A1 (de) 1995-11-29

Similar Documents

Publication Publication Date Title
US4218743A (en) Address translation apparatus
RU2195696C2 (ru) Управление доступом к данным сопроцессора
KR920704222A (ko) 고속, 플렉시블 소오스/종착 데이타 버스트 직접 메모리 억세스 제어기
US5857080A (en) Apparatus and method for address translation in bus bridge devices
KR920013132A (ko) 우선변환 참조 버퍼
KR880004380A (ko) 버스트 전송 모드를 갖는 버스 마스터
BR9907844A (pt) Dispositivo e método de entrelaçamento e desentrelaçamento para sistema de comunicação
KR910003498A (ko) 마이크로 프로세서
JP3209013B2 (ja) アドレス空間を保護するシステム及び方法
KR910017286A (ko) 캐쉬 및 프리페치 버퍼를 갖는 데이타 처리 시스템 및 방법
KR920003181A (ko) Dma 기능을 갖춘 정보처리 장치
EP0365117A3 (de) Datenverarbeitungsvorrichtung mit Cache-Speicher
HK36994A (en) Apparatus for read handshake in high-speed asynchronous bus interface
JPS5786959A (en) Data transfer control system
DE69518465D1 (de) Verarbeitungseinheit mit Erkennung eines Byteausrichtungsmechanismuses im Speicherkontrollmechanismus
EP1429251A3 (de) Adressbereichsvergleicher für die Entdeckung von Speicherzugriffen variabler Grösse mit einer Datenvergleichsqualifizierung und voller oder partieller Überlappung
EP0732656A3 (de) Anordnung von Cachespeicherverwaltungseinheiten
CA2081913A1 (en) Method and apparatus for managing page zero memory accesses in a multi-processor system
KR950033864A (ko) 동적 컴퓨터 버스를 사용한 데이타 패킹 장치 및 방법
JPS5613576A (en) Memory access control system
JPS559228A (en) Memory request control system
KR970016898A (ko) 데이터 처리기 및 억세스 방법
JPS6468868A (en) Buffer control system for bus adapter
CA2186139A1 (en) An improved cost/performance system memory unit using extended data out dynamic random access memory
JPS55105884A (en) Address conversion device

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties