ATE230860T1 - Betriebsystemsseitenplazierung zum maximieren der cachedatenwiederverwendung - Google Patents

Betriebsystemsseitenplazierung zum maximieren der cachedatenwiederverwendung

Info

Publication number
ATE230860T1
ATE230860T1 AT00937935T AT00937935T ATE230860T1 AT E230860 T1 ATE230860 T1 AT E230860T1 AT 00937935 T AT00937935 T AT 00937935T AT 00937935 T AT00937935 T AT 00937935T AT E230860 T1 ATE230860 T1 AT E230860T1
Authority
AT
Austria
Prior art keywords
pages
operating system
hot
conflict
memory
Prior art date
Application number
AT00937935T
Other languages
English (en)
Inventor
Bodo Parady
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of ATE230860T1 publication Critical patent/ATE230860T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT00937935T 1999-06-15 2000-05-30 Betriebsystemsseitenplazierung zum maximieren der cachedatenwiederverwendung ATE230860T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/333,418 US6408368B1 (en) 1999-06-15 1999-06-15 Operating system page placement to maximize cache data reuse
PCT/US2000/014851 WO2000077820A2 (en) 1999-06-15 2000-05-30 Operating system page placement to maximize cache data reuse

Publications (1)

Publication Number Publication Date
ATE230860T1 true ATE230860T1 (de) 2003-01-15

Family

ID=23302686

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00937935T ATE230860T1 (de) 1999-06-15 2000-05-30 Betriebsystemsseitenplazierung zum maximieren der cachedatenwiederverwendung

Country Status (6)

Country Link
US (1) US6408368B1 (de)
EP (1) EP1190438B1 (de)
AT (1) ATE230860T1 (de)
AU (1) AU5304700A (de)
DE (1) DE60001170T2 (de)
WO (1) WO2000077820A2 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001109661A (ja) * 1999-10-14 2001-04-20 Hitachi Ltd キャッシュメモリの割当方法及びオペレーティングシステム及びそのオペレーティングシステムを有するコンピュータシステム
US7111141B2 (en) * 2000-10-17 2006-09-19 Igt Dynamic NV-RAM
US8550922B2 (en) * 2006-03-03 2013-10-08 Igt Game removal with game history
WO2003065165A2 (en) * 2002-01-31 2003-08-07 Arc International Configurable data processor with multi-length instruction set architecture
US6996676B2 (en) * 2002-11-14 2006-02-07 International Business Machines Corporation System and method for implementing an adaptive replacement cache policy
US6952760B2 (en) * 2003-05-21 2005-10-04 Sun Microsystems, Inc. Methods and systems for memory allocation
US7165147B2 (en) * 2003-07-22 2007-01-16 International Business Machines Corporation Isolated ordered regions (IOR) prefetching and page replacement
US20050091224A1 (en) * 2003-10-22 2005-04-28 Fisher James A. Collaborative web based development interface
US7418582B1 (en) 2004-05-13 2008-08-26 Sun Microsystems, Inc. Versatile register file design for a multi-threaded processor utilizing different modes and register windows
US7509484B1 (en) 2004-06-30 2009-03-24 Sun Microsystems, Inc. Handling cache misses by selectively flushing the pipeline
US7543132B1 (en) 2004-06-30 2009-06-02 Sun Microsystems, Inc. Optimizing hardware TLB reload performance in a highly-threaded processor with multiple page sizes
US7290116B1 (en) 2004-06-30 2007-10-30 Sun Microsystems, Inc. Level 2 cache index hashing to avoid hot spots
US7571284B1 (en) 2004-06-30 2009-08-04 Sun Microsystems, Inc. Out-of-order memory transactions in a fine-grain multithreaded/multi-core processor
US20060129740A1 (en) * 2004-12-13 2006-06-15 Hermann Ruckerbauer Memory device, memory controller and method for operating the same
US7487320B2 (en) * 2004-12-15 2009-02-03 International Business Machines Corporation Apparatus and system for dynamically allocating main memory among a plurality of applications
US7951008B2 (en) * 2006-03-03 2011-05-31 Igt Non-volatile memory management technique implemented in a gaming machine
US20080189495A1 (en) * 2007-02-02 2008-08-07 Mcbrearty Gerald Francis Method for reestablishing hotness of pages
US7747820B2 (en) * 2007-06-15 2010-06-29 Microsoft Corporation Managing working set use of a cache via page coloring
US20150052326A1 (en) * 2013-08-19 2015-02-19 International Business Machines Corporation User-controlled paging
CN109857681B (zh) 2017-11-30 2023-07-18 华为技术有限公司 高速缓存cache地址映射方法以及相关设备
US20190034337A1 (en) * 2017-12-28 2019-01-31 Intel Corporation Multi-level system memory configurations to operate higher priority users out of a faster memory level
US11764940B2 (en) 2019-01-10 2023-09-19 Duality Technologies, Inc. Secure search of secret data in a semi-trusted environment using homomorphic encryption

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58501296A (ja) 1981-08-18 1983-08-04 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Ｌｒｕペ−シング・バツフア・プ−ルを通してデ−タ・ベ−スのデマンド・アクセスを行なう際のスラツシング減少
US5261088A (en) 1990-04-26 1993-11-09 International Business Machines Corporation Managing locality in space reuse in a shadow written B-tree via interior node free space list
US5404482A (en) * 1990-06-29 1995-04-04 Digital Equipment Corporation Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills
TW219986B (de) 1991-06-17 1994-02-01 Digital Equipment Corp
US5630097A (en) 1991-06-17 1997-05-13 Digital Equipment Corporation Enhanced cache operation with remapping of pages for optimizing data relocation from addresses causing cache misses
US5353425A (en) 1992-04-29 1994-10-04 Sun Microsystems, Inc. Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature
JPH06511582A (ja) 1992-07-24 1994-12-22 マイクロソフト　コーポレイション メモリを割り当てそして解放するコンピュータ方法及びシステム
US5974508A (en) * 1992-07-31 1999-10-26 Fujitsu Limited Cache memory system and method for automatically locking cache entries to prevent selected memory items from being replaced
US5623654A (en) 1994-08-31 1997-04-22 Texas Instruments Incorporated Fast fragmentation free memory manager using multiple free block size access table for a free list
US5897660A (en) 1995-04-07 1999-04-27 Intel Corporation Method for managing free physical pages that reduces trashing to improve system performance
US5787447A (en) 1995-05-08 1998-07-28 Sun Microsystems, Inc. Memory allocation maintaining ordering across multiple heaps
US6026475A (en) 1997-11-26 2000-02-15 Digital Equipment Corporation Method for dynamically remapping a virtual address to a physical address to maintain an even distribution of cache page addresses in a virtual address space

Also Published As

Publication number Publication date
WO2000077820A3 (en) 2001-06-28
DE60001170T2 (de) 2003-07-31
EP1190438A2 (de) 2002-03-27
WO2000077820A2 (en) 2000-12-21
AU5304700A (en) 2001-01-02
EP1190438B1 (de) 2003-01-08
DE60001170D1 (de) 2003-02-13
US6408368B1 (en) 2002-06-18

Similar Documents

Publication Publication Date Title
DE60001170D1 (de) Betriebsystemsseitenplazierung zum maximieren der cachedatenwiederverwendung
CA1081859A (en) Key controlled address relocation translation system
US7000072B1 (en) Cache memory allocation method
KR100284975B1 (ko) 플래시 메모리가 주 메모리를 보충하도록 하는 메모리 관리자
US8095772B2 (en) Large memory pages for shared libraries
KR870000645A (ko) 가상 메모리 시스템내의 직접 입/출력 장치
KR900003736A (ko) Ic카드의 데이터처리시스템 및 그 데이터처리방법
EP1963979B1 (de) Unterbrechungssteuerung unter verwendung programmierbarer prioritätswerte
WO1995016962A1 (en) Dynamic allocation of page sizes in virtual memory
KR20160123370A (ko) 파일 액세스 방법 및 관련 기기
JP2013232151A (ja) メモリ保護回路、処理装置、およびメモリ保護方法
CN101246427A (zh) 应用程序可重定位加载的方法及地址重定位装置
US4827406A (en) Memory allocation for multiple processors
DE60100665D1 (de) Mikroprozessor mit zweitem wiedereinordnungsspeicher
WO2008023220A1 (en) Running operating system on dynamic virtual memory
EP0403124A2 (de) Austauschen von Überlagerungen
TW200943058A (en) Method of wear leveling for non-volatile memory
EP0747827A1 (de) System und Verfahren, das einen gemeinsamen Speicher unter Verwendung einer gemeinsamen virtuellen Segmentidentifikation in einem Rechnersystem vorsieht
EP0676687A3 (de) Stromverwaltungseinheiten für Rechnersysteme.
JP4703753B2 (ja) 情報処理装置、半導体記憶装置、及びプログラム
KR960002297A (ko) 디스크 제어 방법 및 장치
JP4354583B2 (ja) アクセス方法及びアクセス処理プログラムを記録した記録媒体
EP0350917A3 (de) Zur Verhinderung des Konkurrenzbetriebs im Speicheradressraum geeignete Personalcomputer-Anordnung
KR100455116B1 (ko) 내장시스템의메모리액세스방법
JP2005258617A (ja) メモリ競合時間計測装置、メモリ競合時間計測方法及びプログラム

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties