ATE231668T1 - Verfahren und anordnung mit schneller phasenregelschleife - Google Patents

Verfahren und anordnung mit schneller phasenregelschleife

Info

Publication number
ATE231668T1
ATE231668T1 AT96104044T AT96104044T ATE231668T1 AT E231668 T1 ATE231668 T1 AT E231668T1 AT 96104044 T AT96104044 T AT 96104044T AT 96104044 T AT96104044 T AT 96104044T AT E231668 T1 ATE231668 T1 AT E231668T1
Authority
AT
Austria
Prior art keywords
frequency
arrangement
control loop
phase control
synchronization signal
Prior art date
Application number
AT96104044T
Other languages
English (en)
Inventor
Francesco Ledda
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Application granted granted Critical
Publication of ATE231668T1 publication Critical patent/ATE231668T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail by using digital means for generating the oscillator control signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Synchronizing For Television (AREA)
AT96104044T 1995-03-22 1996-03-14 Verfahren und anordnung mit schneller phasenregelschleife ATE231668T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/408,313 US5612980A (en) 1995-03-22 1995-03-22 Method and apparatus for fast lock time

Publications (1)

Publication Number Publication Date
ATE231668T1 true ATE231668T1 (de) 2003-02-15

Family

ID=23615742

Family Applications (1)

Application Number Title Priority Date Filing Date
AT96104044T ATE231668T1 (de) 1995-03-22 1996-03-14 Verfahren und anordnung mit schneller phasenregelschleife

Country Status (5)

Country Link
US (1) US5612980A (de)
EP (1) EP0734135B1 (de)
AT (1) ATE231668T1 (de)
CA (1) CA2172334A1 (de)
DE (1) DE69625840T2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10245687B4 (de) * 2002-09-30 2007-04-05 Advanced Micro Devices, Inc., Sunnyvale Frequenzfehlerkorrektur in einem Übertragungssystem
GB0323936D0 (en) * 2003-10-11 2003-11-12 Zarlink Semiconductor Inc Digital phase locked loop with selectable normal or fast-locking capability
US10605942B2 (en) * 2016-09-19 2020-03-31 Schlumberger Technology Corporation Multi-array seismic tool synchronization

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921095A (en) * 1974-11-14 1975-11-18 Hewlett Packard Co Startable phase-locked loop oscillator
US4272729A (en) * 1979-05-10 1981-06-09 Harris Corporation Automatic pretuning of a voltage controlled oscillator in a frequency synthesizer using successive approximation
US4418318A (en) * 1981-03-10 1983-11-29 Frederick Electronics Corporation Digital phase-locked loop circuit
US4498059A (en) * 1983-06-23 1985-02-05 Gte Automatic Electric Incorporated Circuit to minimize local clock frequency disturbances when phase locking to a reference clock circuit
DE3604965C1 (de) * 1986-02-17 1987-09-10 Nixdorf Computer Ag Verfahren und Schaltungsanordnung zum Synchronisieren eines insbesondere einer Vermittlungseinrichtung zugehoerigen spannungsgesteuerten Oszillators
US4827225A (en) * 1988-06-13 1989-05-02 Unisys Corporation Fast locking phase-locked loop utilizing frequency estimation
US5168245A (en) * 1991-10-30 1992-12-01 International Business Machines Corporation Monolithic digital phaselock loop circuit having an expanded pull-in range
GB2289384B (en) * 1993-11-09 1998-08-05 Motorola Inc Phase locked loop error suppression circuit and method

Also Published As

Publication number Publication date
EP0734135A1 (de) 1996-09-25
DE69625840D1 (de) 2003-02-27
DE69625840T2 (de) 2003-10-09
CA2172334A1 (en) 1996-09-23
US5612980A (en) 1997-03-18
EP0734135B1 (de) 2003-01-22

Similar Documents

Publication Publication Date Title
GB2289175A (en) Phase lock loop synchronization circuit and method
CA2105106A1 (en) Phase-Offset Cancellation Technique for Reducing Low Frequency Jitter
MY109097A (en) An adaptive phase locked loop
RU95117153A (ru) Схема и способ фазовой синхронизации для системы фазовой автоматической подстройки
SE9502844L (sv) Sätt och anordning för styrning av slingbandbredd en i en fastlåst slinga
DE3465400D1 (en) Receiver for rf signals comprising a pair of parallel signal paths
SE9503450D0 (sv) Förfarande och anordning vid generering av en signal
CA2061524A1 (en) Phase/frequency comparator for timing recovering circuit
ATE320676T1 (de) Phasenregelschleife und verfahren zum erzeugen von redundanten nottaktsignalen
US5003552A (en) Carrier aided code tracking loop
AU2003207487A1 (en) Low-jitter loop filter for a phase-locked loop system
TW200503423A (en) Clock and data recovery circuit
ATE158436T1 (de) Vorrichtung und verfahren zur takterzeugung für eine anzeigevorrichtung
AU7588494A (en) Digital clock generator
GB2271492A (en) Apparatus for and method of synchronizing a clock signal
JPS648769A (en) Phase detecting circuit
GB2289384A (en) Phase locked loop error suppression circuit and method
ATE231668T1 (de) Verfahren und anordnung mit schneller phasenregelschleife
FI103241B1 (fi) Vaakapoikkeutusjärjestelmä
KR940004529A (ko) 크록신호의 자동위상 조정회로
GB2289174A (en) Apparatus and method for enabling elements of a phase locked loop
CA2314877A1 (en) Carrier reproduction circuit
EP0313206A3 (de) Frequenzdetektor für eine Frequenzregelschleife
ATE205345T1 (de) Verfahren und vorrichtung zum phasengenauen umschalten gleichgearteter impulszüge mit unterschiedlicher phasenlage
EP0610052A3 (de) Verfahren und Gerät zur Taktsteuerung.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties