ATE254316T1 - Vorrichtung und herstellungsverfahren mit zumindest einem chip auf einem träger - Google Patents

Vorrichtung und herstellungsverfahren mit zumindest einem chip auf einem träger

Info

Publication number
ATE254316T1
ATE254316T1 AT00938861T AT00938861T ATE254316T1 AT E254316 T1 ATE254316 T1 AT E254316T1 AT 00938861 T AT00938861 T AT 00938861T AT 00938861 T AT00938861 T AT 00938861T AT E254316 T1 ATE254316 T1 AT E254316T1
Authority
AT
Austria
Prior art keywords
chip
substrate
communication interface
carrier
production method
Prior art date
Application number
AT00938861T
Other languages
English (en)
Inventor
Bernard Calvas
Philippe Patrice
Jean-Christophe Fidalgo
Original Assignee
Gemplus Card Int
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gemplus Card Int filed Critical Gemplus Card Int
Application granted granted Critical
Publication of ATE254316T1 publication Critical patent/ATE254316T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7428—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/743—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • H10P72/7432—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07202—Connecting or disconnecting of bump connectors using auxiliary members
    • H10W72/07204—Connecting or disconnecting of bump connectors using auxiliary members using temporary auxiliary members, e.g. sacrificial coatings
    • H10W72/07207—Temporary substrates, e.g. removable substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07235—Applying EM radiation, e.g. induction heating or using a laser
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Credit Cards Or The Like (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Die Bonding (AREA)
AT00938861T 1999-06-15 2000-05-30 Vorrichtung und herstellungsverfahren mit zumindest einem chip auf einem träger ATE254316T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9907549A FR2795199B1 (fr) 1999-06-15 1999-06-15 Dispositif et procede de fabrication de dispositifs comprenant au moins une puce montee sur un support
PCT/FR2000/001494 WO2000077731A1 (fr) 1999-06-15 2000-05-30 Dispositif et procede de fabrication de dispositifs comprenant au moins une puce montee sur un support

Publications (1)

Publication Number Publication Date
ATE254316T1 true ATE254316T1 (de) 2003-11-15

Family

ID=9546801

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00938861T ATE254316T1 (de) 1999-06-15 2000-05-30 Vorrichtung und herstellungsverfahren mit zumindest einem chip auf einem träger

Country Status (7)

Country Link
EP (1) EP1192593B1 (de)
CN (1) CN1149512C (de)
AT (1) ATE254316T1 (de)
AU (1) AU5410500A (de)
DE (1) DE60006532T2 (de)
FR (1) FR2795199B1 (de)
WO (1) WO2000077731A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030224581A1 (en) * 2002-06-03 2003-12-04 Robert Bosch Gmbh Flip chip packaging process using laser-induced metal bonding technology, system utilizing the method, and device created by the method
DE102011009577A1 (de) * 2011-01-27 2012-08-02 Texas Instruments Deutschland Gmbh RFID-Transponder und Verfahren zum Verbinden eines Halbleiter-Dies mit einer Antenne
US9633883B2 (en) 2015-03-20 2017-04-25 Rohinni, LLC Apparatus for transfer of semiconductor devices
US10141215B2 (en) 2016-11-03 2018-11-27 Rohinni, LLC Compliant needle for direct transfer of semiconductor devices
US10504767B2 (en) 2016-11-23 2019-12-10 Rohinni, LLC Direct transfer apparatus for a pattern array of semiconductor device die
FR3061801A1 (fr) * 2017-01-12 2018-07-13 Commissariat Energie Atomique Procede de connexion electrique entre au moins deux elements
US11094571B2 (en) 2018-09-28 2021-08-17 Rohinni, LLC Apparatus to increase transferspeed of semiconductor devices with micro-adjustment

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6027958A (en) * 1996-07-11 2000-02-22 Kopin Corporation Transferred flexible integrated circuit
FR2752077B1 (fr) * 1996-08-02 1998-09-18 Solaic Sa Carte a circuit integre a connexion mixte et module a circuit integre correspondant
FR2756955B1 (fr) * 1996-12-11 1999-01-08 Schlumberger Ind Sa Procede de realisation d'un circuit electronique pour une carte a memoire sans contact

Also Published As

Publication number Publication date
CN1149512C (zh) 2004-05-12
FR2795199A1 (fr) 2000-12-22
AU5410500A (en) 2001-01-02
CN1370306A (zh) 2002-09-18
WO2000077731A1 (fr) 2000-12-21
FR2795199B1 (fr) 2001-10-26
DE60006532T2 (de) 2004-09-30
DE60006532D1 (de) 2003-12-18
EP1192593B1 (de) 2003-11-12
EP1192593A1 (de) 2002-04-03

Similar Documents

Publication Publication Date Title
WO2002075783A3 (en) Wafer level interposer
EP1418617A3 (de) Halbleiterbauelement und Verfahren zu dessen Herstellung
EP0737935A3 (de) Kontaktlose Chipkarte und Herstellungsverfahren
TW328141B (en) Manufacturing method for semiconductor wafer and IC card and its bearer
EP0881671A3 (de) Herstellungsverfahren für Halbleitervorrichtung
EP1037272A4 (de) Silizium auf isolator (soi) substrat und halbleitenbauelement und verfahren zum deren herstellung
DE60137551D1 (de) Verfahren zum Anbringen drahtloser Kommunikationsbauteile
EP0881679A3 (de) Halbleitermodul mit einer Mehrzahl von abtrennbaren Halbleiterbauteilen
EP1052695A3 (de) Bandträger und Herstellung eines Bandträger-Halbleiterbauteiles
WO2002068320A3 (en) Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture
EP1365488A3 (de) Verfahren zum Verpacken einer Subträgerbaugruppe
FR3066317B1 (fr) Procede de fabrication d'un dispositif d'affichage emissif a led
MY123249A (en) A semiconductor device and a method of manufacturing the same and an electronic device
EP0769812A3 (de) Herstellungsart chipgrosser Halbleitergehäuse
EP0810655A3 (de) Eine Packung für eine Halbleiteranordnung
WO2003042741A3 (fr) Dispositif electronique monolithiques et procede de realisation d’un tel dispositif
EP2178112A3 (de) Festkörper-Bildaufnehmer und Herstellungsverfahren dafür
ATE254316T1 (de) Vorrichtung und herstellungsverfahren mit zumindest einem chip auf einem träger
EP0987749A3 (de) Halbleitervorrichtung, Elektrodenstruktur für diesselbe und dessen Herstellungsverfahren
ATE261153T1 (de) Chipmodul zum einbau in einen chipkartenträger
MY122247A (en) Punched adhesive tape for semiconductor, method of manufacturing lead frame with the adhesive tape, lead frame with the adhesive tape, and semiconductor device comprising the lead frame.
EP0803901A3 (de) Montageverfahren für eine Mehrzahl von Halbleiteranordnungen in korrespondierenden Trägern
DE60100747D1 (de) Elektromechanische vorrichtung zum testen von ic-chips, die für die erste und die zweite aneinander gepresste substratgruppe benutzt werden
DE69914902D1 (de) Verfahren zur herstellung einer ic-karte und eine solche hergestellte karte
EP1432034A4 (de) Halbleiterbauelement und halbleiterbauelement-herstellungsverfahren

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties