ATE258698T1 - Auf verzeichnis basierendes cache-speicher- kohärenz-system - Google Patents

Auf verzeichnis basierendes cache-speicher- kohärenz-system

Info

Publication number
ATE258698T1
ATE258698T1 AT98955243T AT98955243T ATE258698T1 AT E258698 T1 ATE258698 T1 AT E258698T1 AT 98955243 T AT98955243 T AT 98955243T AT 98955243 T AT98955243 T AT 98955243T AT E258698 T1 ATE258698 T1 AT E258698T1
Authority
AT
Austria
Prior art keywords
level
directory
cache memory
caching system
interfaced
Prior art date
Application number
AT98955243T
Other languages
English (en)
Inventor
Craig R Church
Mitchell A Bauman
Joseph S Schibinger
Douglas E Morrissey
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Application granted granted Critical
Publication of ATE258698T1 publication Critical patent/ATE258698T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Multi Processors (AREA)
AT98955243T 1997-11-05 1998-11-04 Auf verzeichnis basierendes cache-speicher- kohärenz-system ATE258698T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US96500497A 1997-11-05 1997-11-05
PCT/US1998/023505 WO1999023565A1 (en) 1997-11-05 1998-11-04 A directory-based cache coherency system

Publications (1)

Publication Number Publication Date
ATE258698T1 true ATE258698T1 (de) 2004-02-15

Family

ID=25509311

Family Applications (1)

Application Number Title Priority Date Filing Date
AT98955243T ATE258698T1 (de) 1997-11-05 1998-11-04 Auf verzeichnis basierendes cache-speicher- kohärenz-system

Country Status (7)

Country Link
EP (1) EP1029281B1 (de)
JP (1) JP2001522090A (de)
AT (1) ATE258698T1 (de)
AU (1) AU1209299A (de)
BR (1) BR9814623A (de)
DE (1) DE69821383T2 (de)
WO (1) WO1999023565A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7552288B2 (en) * 2006-08-14 2009-06-23 Intel Corporation Selectively inclusive cache architecture
US9477600B2 (en) * 2011-08-08 2016-10-25 Arm Limited Apparatus and method for shared cache control including cache lines selectively operable in inclusive or non-inclusive mode
US8935485B2 (en) * 2011-08-08 2015-01-13 Arm Limited Snoop filter and non-inclusive shared cache memory
CN103049422B (zh) * 2012-12-17 2013-11-27 浪潮电子信息产业股份有限公司 一种具有多cache一致性域的多处理器节点系统构建方法
US10248565B2 (en) * 2016-09-19 2019-04-02 Qualcomm Incorporated Hybrid input/output coherent write

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06110781A (ja) * 1992-09-30 1994-04-22 Nec Corp キャッシュメモリ装置
JP2809961B2 (ja) * 1993-03-02 1998-10-15 株式会社東芝 マルチプロセッサ
FR2707774B1 (fr) * 1993-07-15 1995-08-18 Bull Sa Procédé de gestion cohérente des échanges entre des niveaux d'une hiérarchie de mémoires à au moins trois niveaux.
WO1995025306A2 (en) * 1994-03-14 1995-09-21 Stanford University Distributed shared-cache for multi-processors

Also Published As

Publication number Publication date
JP2001522090A (ja) 2001-11-13
EP1029281B1 (de) 2004-01-28
DE69821383D1 (de) 2004-03-04
EP1029281A1 (de) 2000-08-23
WO1999023565A1 (en) 1999-05-14
DE69821383T2 (de) 2005-01-20
AU1209299A (en) 1999-05-24
BR9814623A (pt) 2000-10-03

Similar Documents

Publication Publication Date Title
HK53994A (en) Apparatus for maintaining consistency in a multi-processor computer system using virtual caching
BR9814846A (pt) "estado de otimização de memória"
JP2540517B2 (ja) 階層キヤツシユメモリ装置および方法
EP0847011A3 (de) Verfahren zur Verminderung der Anzahl von Kohärenz-Zyklen in einem verzeichnisbasierten Cachekohärenz-Speichersystem unter Verwendung eines Speicherzustands-Cachespeichers
US6959364B2 (en) Partially inclusive snoop filter
HK1052239A1 (zh) 根據高速緩衝存儲一致性推斷的預載和預先佔有高速緩衝存儲行
KR100326980B1 (ko) 다중-레벨 메모리 계층 구조를 포함하는 데이터 처리 시스템용 캐시 일관성 프로토콜
DE69127936D1 (de) Busprotokoll für Prozessor mit write-back cache
HUP9802092A2 (hu) Időbeli összetartozáson alapuló gyorsítótár-rendszer
CA2291401A1 (en) Non-uniform memory access (numa) data processing system having shared intervention support
ES2109256T3 (es) Disposicion de bus de acceso a memoria.
EP0851356A2 (de) Multiprozessor-Rechnersystem
EP1092188A4 (de) Auf verteilten adressentabellen basierende technik zur erhaltung der cachekohärenz für ein mehrprozessor rechnersystem
EP0817067A3 (de) Integrierte Prozessor/Speichereinrichtung mit einem Opfer ("victim") Pufferspeicher
KR970016951A (ko) 디렉토리 기반의 캐시 코히어런스 프로토콜을 사용하는 멀티프로세서에서의 무효화 버스 최적화
US6078997A (en) Directory-based coherency system for maintaining coherency in a dual-ported memory system
KR980010821A (ko) 다중프로세서의 코히어런스 오버헤드 감소를 위한 자기-무효화 장치 및 방법
DE69821383D1 (de) Auf verzeichnis basierendes cache-speicher-kohärenz-system
Chaudhry et al. Separated caches and buses for multiprocessor system
Chaudhuri Zero directory eviction victim: Unbounded coherence directory and core cache isolation
CN101587457B (zh) 用于单芯片多处理器的自适应高速缓存组织
DE69621263D1 (de) Verteilter Datencachespeicher für Multiprozessorsystem mit Cachespeicher
EP0392184A3 (de) Hierarchische Speicherorganisation
Ha et al. The SPEED cache coherence protocol for an optical multi-access interconnect architecture
Maa et al. A hierarchical directory scheme for large-scale cache-coherent multiprocessors

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties