ATE259124T1 - Verfahren und einrichtung zur feststellung und korrektur von fehlern im kopffeld von atm-zellen - Google Patents

Verfahren und einrichtung zur feststellung und korrektur von fehlern im kopffeld von atm-zellen

Info

Publication number
ATE259124T1
ATE259124T1 AT93119020T AT93119020T ATE259124T1 AT E259124 T1 ATE259124 T1 AT E259124T1 AT 93119020 T AT93119020 T AT 93119020T AT 93119020 T AT93119020 T AT 93119020T AT E259124 T1 ATE259124 T1 AT E259124T1
Authority
AT
Austria
Prior art keywords
error
detected
generated
syndrome word
headfield
Prior art date
Application number
AT93119020T
Other languages
English (en)
Inventor
Gonzalez Jose Luis C Mo Merino
Castillas Arroyo De Valdem Las
Cabello Carmen Maria Lequerica
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Application granted granted Critical
Publication of ATE259124T1 publication Critical patent/ATE259124T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0072—Error control for data other than payload data, e.g. control data
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
    • H04L1/0083—Formatting with frames or packets; Protocol or part of protocol for error control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5647—Cell loss
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Error Detection And Correction (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Detection And Correction Of Errors (AREA)
AT93119020T 1992-11-30 1993-11-25 Verfahren und einrichtung zur feststellung und korrektur von fehlern im kopffeld von atm-zellen ATE259124T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES09202433A ES2068105B1 (es) 1992-11-30 1992-11-30 Metodo y dispositivo de deteccion y correccion de errores en cabeceras de celulas atm.

Publications (1)

Publication Number Publication Date
ATE259124T1 true ATE259124T1 (de) 2004-02-15

Family

ID=8278968

Family Applications (1)

Application Number Title Priority Date Filing Date
AT93119020T ATE259124T1 (de) 1992-11-30 1993-11-25 Verfahren und einrichtung zur feststellung und korrektur von fehlern im kopffeld von atm-zellen

Country Status (8)

Country Link
US (1) US5570377A (de)
EP (1) EP0600380B1 (de)
JP (1) JP3429037B2 (de)
AT (1) ATE259124T1 (de)
AU (1) AU669746B2 (de)
CA (1) CA2110207A1 (de)
DE (1) DE69333411T2 (de)
ES (1) ES2068105B1 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3454962B2 (ja) * 1995-03-23 2003-10-06 株式会社東芝 誤り訂正符号の符号器及び復号器
FR2735889B1 (fr) * 1995-06-22 1997-09-05 Sgs Thomson Microelectronics Circuit de calcul de syndrome
DE19626455A1 (de) * 1995-07-24 1997-01-30 Ascom Tech Ag Verfahren zur Integration von Zusatzdaten in digitalen Datenpaketen
US6728921B1 (en) 1996-05-31 2004-04-27 Nortel Networks Limited Cell based data transmission method
GB2313748B (en) 1996-05-31 2000-12-20 Northern Telecom Ltd Cell based data transmission method
JPH11196006A (ja) * 1997-12-26 1999-07-21 Nec Corp 並列処理シンドロ−ム計算回路及びリ−ド・ソロモン複合化回路
US5923681A (en) * 1998-02-24 1999-07-13 Tektronix, Inc. Parallel synchronous header correction machine for ATM
DE19916631C2 (de) * 1999-04-13 2001-02-08 Siemens Ag Verfahren und Vorrichtung zum Auffinden einer regelmäßig wiederkehrenden, vordefinierten Bitfolge in einem seriellen Datenstrom
FR2805694B1 (fr) * 2000-02-25 2003-06-20 Sagem Procede de transmission de signaux entre deux reseaux locaux
US6606726B1 (en) 2000-06-13 2003-08-12 Telefonaktiebolaget L M Ericsson (Publ) Optimization of acceptance of erroneous codewords and throughput
US6700827B2 (en) 2001-02-08 2004-03-02 Integrated Device Technology, Inc. Cam circuit with error correction
US6870749B1 (en) 2003-07-15 2005-03-22 Integrated Device Technology, Inc. Content addressable memory (CAM) devices with dual-function check bit cells that support column redundancy and check bit cells with reduced susceptibility to soft errors
US7193876B1 (en) 2003-07-15 2007-03-20 Kee Park Content addressable memory (CAM) arrays having memory cells therein with different susceptibilities to soft errors
US6987684B1 (en) 2003-07-15 2006-01-17 Integrated Device Technology, Inc. Content addressable memory (CAM) devices having multi-block error detection logic and entry selective error correction logic therein
US7304875B1 (en) 2003-12-17 2007-12-04 Integrated Device Technology. Inc. Content addressable memory (CAM) devices that support background BIST and BISR operations and methods of operating same
US8582338B1 (en) 2010-08-31 2013-11-12 Netlogic Microsystems, Inc. Ternary content addressable memory cell having single transistor pull-down stack
US8462532B1 (en) 2010-08-31 2013-06-11 Netlogic Microsystems, Inc. Fast quaternary content addressable memory cell
US8625320B1 (en) 2010-08-31 2014-01-07 Netlogic Microsystems, Inc. Quaternary content addressable memory cell having one transistor pull-down stack
US8553441B1 (en) 2010-08-31 2013-10-08 Netlogic Microsystems, Inc. Ternary content addressable memory cell having two transistor pull-down stack
US8837188B1 (en) 2011-06-23 2014-09-16 Netlogic Microsystems, Inc. Content addressable memory row having virtual ground and charge sharing
US8773880B2 (en) 2011-06-23 2014-07-08 Netlogic Microsystems, Inc. Content addressable memory array having virtual ground nodes
JP5982869B2 (ja) * 2012-02-28 2016-08-31 富士ゼロックス株式会社 送受信システム及びプログラム

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3656107A (en) * 1970-10-23 1972-04-11 Ibm Automatic double error detection and correction apparatus
DE3115054A1 (de) * 1980-04-14 1982-04-08 Victor Company Of Japan, Ltd., Yokohama, Kanagawa Doppelfehlerkorrekturanordnung in einem digitalsignalwiedergabegeraet
US4777635A (en) * 1986-08-08 1988-10-11 Data Systems Technology Corp. Reed-Solomon code encoder and syndrome generator circuit
JPH0213135A (ja) * 1988-06-30 1990-01-17 Sony Corp ディジタル信号伝送装置
JP2816223B2 (ja) * 1990-03-02 1998-10-27 株式会社日立製作所 セル同期回路
US5119368A (en) * 1990-04-10 1992-06-02 At&T Bell Laboratories High-speed time-division switching system
IT1240298B (it) * 1990-04-13 1993-12-07 Industrie Face Stamdard Dispositivo elettronico per la correzione parallela di stringhe dati protette col rilevamento degli errori mediante codice ciclico
JP2764865B2 (ja) * 1990-08-20 1998-06-11 富士通株式会社 Ａｔｍ交換回路構成方式
JP3241716B2 (ja) * 1990-08-31 2001-12-25 株式会社東芝 Ａｔｍ交換方法
US5285446A (en) * 1990-11-27 1994-02-08 Nec Corporation Cell flow control unit and method for asynchronous transfer mode switching networks
CA2059396C (en) * 1991-01-16 1996-10-22 Hiroshi Yamashita Compact device for checking a header error in asynchronous transfer mode cells
JP2655547B2 (ja) * 1991-03-13 1997-09-24 富士通株式会社 Ｃｒｃ演算方法及びａｔｍ交換方式におけるｈｅｃ同期装置
JPH04334234A (ja) * 1991-05-10 1992-11-20 Nec Corp 多重処理形ａｔｍセル誤り訂正回路
ATE149763T1 (de) * 1992-07-14 1997-03-15 Alcatel Bell Nv Fehlererkennungs- und fehlerkorrektureinrichtung

Also Published As

Publication number Publication date
ES2068105A1 (es) 1995-04-01
AU5062093A (en) 1994-06-09
ES2068105B1 (es) 1995-11-01
EP0600380B1 (de) 2004-02-04
EP0600380A3 (de) 1995-03-29
EP0600380A2 (de) 1994-06-08
CA2110207A1 (en) 1994-05-31
JP3429037B2 (ja) 2003-07-22
AU669746B2 (en) 1996-06-20
DE69333411D1 (de) 2004-03-11
DE69333411T2 (de) 2005-01-13
US5570377A (en) 1996-10-29
JPH077492A (ja) 1995-01-10

Similar Documents

Publication Publication Date Title
ATE259124T1 (de) Verfahren und einrichtung zur feststellung und korrektur von fehlern im kopffeld von atm-zellen
AU581363B2 (en) Error correction method
JPS5710558A (en) Error correcting method
KR830006744A (ko) 오차교정 데이타 전송방법, 이러한 오차교정 데이타 전송방법을 사용하는 장치, 이러한 오차교정 데이타 전송방법을 실행함에 의하여 제공된 데이타 캐리어(carrier), 이러항 오차교정 데이타 전송방법으로서 사용하기 위한 해독기 및 이러한 해독기를 포함하는 장치
US4858235A (en) Information storage apparatus
TW260786B (en) A data discrimination apparatus capable of correcting signal waveform distortion due to inter-symbol interference
JP2539353B2 (ja) Ｐｃｍ信号再生方法及び装置
DE69216172D1 (de) Schaltung und Verfahren zur Fehlerdetektion und -korrektur von Datenwörtern mit Prüfbits
KR950016014A (ko) 광폭의 데이터전송장치에 있어서 에러검출 및 정정회로
KR0148004B1 (ko) 착오 정정장치
US6573759B2 (en) Apparatus and method for extracting data values from a signal encoded with AES3 data
JPS5683154A (en) Transmission method for pcm data
JPH0778968B2 (ja) 軟判定復号方法
SU1439596A1 (ru) Устройство дл контрол 3-кода Фибоначчи
JPS5698944A (en) Holding circuit of previous value
JPS54152832A (en) Loading system
JPS5836037A (ja) Ｐｃｍ信号伝送方式
SU1243027A1 (ru) Устройство дл воспроизведени цифровых сообщений
GB2390186A (en) Data recovery
JPH06132938A (ja) フレーム変換エラー補正回路
JPS57162188A (en) Error detecting system for storage device
JPS57160240A (en) Error controller
JPS59105789A (ja) コ−ド信号検出回路
JPS57211668A (en) Serial signal correcting system
KR970050869A (ko) 디스크 플레이어의 에러정정 장치 및 방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties