ATE310281T1 - Ereignis-simulation einer schaltkreislogik - Google Patents

Ereignis-simulation einer schaltkreislogik

Info

Publication number
ATE310281T1
ATE310281T1 AT00939017T AT00939017T ATE310281T1 AT E310281 T1 ATE310281 T1 AT E310281T1 AT 00939017 T AT00939017 T AT 00939017T AT 00939017 T AT00939017 T AT 00939017T AT E310281 T1 ATE310281 T1 AT E310281T1
Authority
AT
Austria
Prior art keywords
associative
sub
event simulation
gate
register
Prior art date
Application number
AT00939017T
Other languages
English (en)
Inventor
Damian Dalton
Original Assignee
Univ Dublin
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Dublin filed Critical Univ Dublin
Application granted granted Critical
Publication of ATE310281T1 publication Critical patent/ATE310281T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
AT00939017T 1999-06-28 2000-06-28 Ereignis-simulation einer schaltkreislogik ATE310281T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IE990535 1999-06-28
PCT/IE2000/000083 WO2001001298A2 (en) 1999-06-28 2000-06-28 Logic event simulation

Publications (1)

Publication Number Publication Date
ATE310281T1 true ATE310281T1 (de) 2005-12-15

Family

ID=11042093

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00939017T ATE310281T1 (de) 1999-06-28 2000-06-28 Ereignis-simulation einer schaltkreislogik

Country Status (8)

Country Link
US (1) US20070156380A1 (de)
EP (1) EP1192570B1 (de)
JP (1) JP2003503800A (de)
KR (1) KR20020077032A (de)
AT (1) ATE310281T1 (de)
AU (1) AU5422600A (de)
DE (1) DE60024088T2 (de)
WO (1) WO2001001298A2 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5583263A (en) * 1995-08-30 1996-12-10 Shell Oil Company Process of making ketones
ATE376691T1 (de) * 2002-02-22 2007-11-15 Neosera Systems Ltd Verfahren und prozessor zur parallelen verarbeitung einer logikereignis-simulation
US20080092092A1 (en) * 2004-10-04 2008-04-17 Damian Jude Dalton Method and Processor for Power Analysis in Digital Circuits
US7983890B2 (en) * 2007-06-18 2011-07-19 Massachusetts Institute Of Technology Method and apparatus performing automatic mapping for a multi-processor system
US20110035203A1 (en) * 2007-10-03 2011-02-10 Damian Jude Dalton system level power evaluation method
US8024168B2 (en) 2008-06-13 2011-09-20 International Business Machines Corporation Detecting X state transitions and storing compressed debug information
CN101794214B (zh) * 2009-02-04 2013-11-20 世意法（北京）半导体研发有限责任公司 使用多块物理寄存器映射表的寄存器重命名系统及其方法
CN111522255B (zh) * 2020-04-22 2022-09-23 第四范式（北京）技术有限公司 仿真系统和仿真方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0439507B1 (de) * 1988-10-20 1996-04-24 CHUNG, David Siu Fu Speicherstruktur und verwendung
US6226710B1 (en) * 1997-11-14 2001-05-01 Utmc Microelectronic Systems Inc. Content addressable memory (CAM) engine

Also Published As

Publication number Publication date
DE60024088T2 (de) 2006-08-17
EP1192570B1 (de) 2005-11-16
AU5422600A (en) 2001-01-31
KR20020077032A (ko) 2002-10-11
DE60024088D1 (de) 2005-12-22
US20070156380A1 (en) 2007-07-05
EP1192570A2 (de) 2002-04-03
WO2001001298A2 (en) 2001-01-04
WO2001001298A3 (en) 2001-07-26
JP2003503800A (ja) 2003-01-28

Similar Documents

Publication Publication Date Title
US7630230B2 (en) Static random access memory architecture
SE7704963L (sv) Nyckelregisterstyrt accessystem
KR910010519A (ko) 반도체 메모리 회로장치
KR910017766A (ko) 프로그램가능 논리 장치용 sram- 기본 셀
KR900015323A (ko) 반도체 기억장치
KR880000967A (ko) 듀얼 포오트 반도체 기억 장치
KR930005038A (ko) 테스트 회로를 구비한 반도체 기억장치
KR890004321A (ko) 로직마크로 및 랜덤억세스메모리 마크로를 구비한 반도체 집적회로장치
KR900005451A (ko) 반도체메모리장치
KR870009384A (ko) 반도체 기억 장치
KR880010422A (ko) 반도체 기억장치
AU2002240742A1 (en) Apparatus for variable word length computing in an array processor
DE60024088D1 (de) Ereignis-simulation einer schaltkreislogik
GB1411770A (en) Variable frequency dividing circuit
KR910006849A (ko) 반도체 집적회로 장치
KR870008320A (ko) 상이형 메모리셀로 구성되는 반도체 메모리장치
KR930003159A (ko) 반도체 기억장치
KR920015374A (ko) 반도체 기억장치
KR910020720A (ko) 랜덤 액세스 메모리내의 행 캐쉬용장치
KR920010621A (ko) 데이타 레지스터 및 포인터와 감지 증폭기 유닛을 공유하는 반도체 메모리 장치
KR860006875A (ko) 반도체 장치
KR910019057A (ko) 반도체 메모리 장치
AU2002233604A1 (en) A method and a processor for parallel processing of logic event simulation
US7248491B1 (en) Circuit for and method of implementing a content addressable memory in a programmable logic device
US6111813A (en) Apparatus and method for tracking dynamic sense amplifier enable signals with memory array accessing signals in a synchronous RAM

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification

Ref document number: 1192570

Country of ref document: EP

REN Ceased due to non-payment of the annual fee