ATE313876T1 - Systeme und verfahren für eine schaltung zum aufrechterhalten der frequenz in phasenregelschleifen - Google Patents

Systeme und verfahren für eine schaltung zum aufrechterhalten der frequenz in phasenregelschleifen

Info

Publication number
ATE313876T1
ATE313876T1 AT00988481T AT00988481T ATE313876T1 AT E313876 T1 ATE313876 T1 AT E313876T1 AT 00988481 T AT00988481 T AT 00988481T AT 00988481 T AT00988481 T AT 00988481T AT E313876 T1 ATE313876 T1 AT E313876T1
Authority
AT
Austria
Prior art keywords
circuit
operational amplifier
output
locked loops
selector circuit
Prior art date
Application number
AT00988481T
Other languages
English (en)
Inventor
John E Donohue
Original Assignee
Broadband Royalty Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadband Royalty Corp filed Critical Broadband Royalty Corp
Application granted granted Critical
Publication of ATE313876T1 publication Critical patent/ATE313876T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Stereo-Broadcasting Methods (AREA)
AT00988481T 1999-10-29 2000-10-24 Systeme und verfahren für eine schaltung zum aufrechterhalten der frequenz in phasenregelschleifen ATE313876T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/432,022 US7010076B1 (en) 1999-10-29 1999-10-29 Systems and methods for holdover circuits in phase locked loops
PCT/US2000/041471 WO2001031792A2 (en) 1999-10-29 2000-10-24 Systems and methods for holdover circuits in phase locked loops

Publications (1)

Publication Number Publication Date
ATE313876T1 true ATE313876T1 (de) 2006-01-15

Family

ID=23714426

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00988481T ATE313876T1 (de) 1999-10-29 2000-10-24 Systeme und verfahren für eine schaltung zum aufrechterhalten der frequenz in phasenregelschleifen

Country Status (11)

Country Link
US (1) US7010076B1 (de)
EP (1) EP1228567B1 (de)
CN (1) CN1187899C (de)
AT (1) ATE313876T1 (de)
AU (1) AU2468701A (de)
BR (1) BR0015159A (de)
CA (1) CA2389295C (de)
DE (1) DE60025029T2 (de)
ES (1) ES2256084T3 (de)
MX (1) MXPA02004269A (de)
WO (1) WO2001031792A2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6313708B1 (en) * 2000-07-26 2001-11-06 Marconi Communications, Inc. Analog phase locked loop holdover
DE10150536B4 (de) * 2001-10-12 2010-04-29 Infineon Technologies Ag Vorrichtung zur Rekonstruktion von Daten aus einem empfangenen Datensignal sowie entsprechende Sende- und Empfangsvorrichtung
KR100568538B1 (ko) * 2004-04-09 2006-04-07 삼성전자주식회사 자기 바이어스 위상 동기 루프
JP3939715B2 (ja) * 2004-08-20 2007-07-04 日本テキサス・インスツルメンツ株式会社 位相同期ループ回路
CN101383614B (zh) * 2007-09-04 2011-02-23 锐迪科科技有限公司 Pll滤波器
US9660797B2 (en) 2013-03-21 2017-05-23 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus for implementing clock holdover
CN104022778B (zh) * 2014-06-24 2017-06-27 瑞斯康达科技发展股份有限公司 一种模拟锁相环电路及其信号处理方法
NL2021416B1 (en) * 2018-08-01 2020-02-12 Fnv Ip Bv Receiver for Providing an Activation Signal to a Device
TWI860637B (zh) * 2023-03-03 2024-11-01 智通聯網科技股份有限公司 自持模式裝置、方法與量測及校準模組

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5651140A (en) 1979-10-04 1981-05-08 Sony Corp Pll
JPS58190135A (ja) 1982-04-30 1983-11-07 Nec Corp 位相同期回路
DE3441143A1 (de) 1984-11-10 1986-05-22 ANT Nachrichtentechnik GmbH, 7150 Backnang Schaltung zur voreinstellung einer regelspannung
WO1993003545A1 (fr) * 1991-08-06 1993-02-18 Seiko Epson Corporation Circuit syncrhonisateur de phase
US5334952A (en) * 1993-03-29 1994-08-02 Spectralink Corporation Fast settling phase locked loop
FI97003C (fi) 1993-09-27 1996-09-25 Nokia Telecommunications Oy Menetelmä vaihelukitun silmukan ohjaamiseksi sekä vaihelukittu silmukka
GB9405805D0 (en) 1994-03-24 1994-05-11 Discovision Ass Improved phase locked loop
US5686903A (en) * 1995-05-19 1997-11-11 Prince Corporation Trainable RF transceiver
US5594388A (en) * 1995-06-07 1997-01-14 American Microsystems, Inc. Self-calibrating RC oscillator
US6121844A (en) * 1997-07-24 2000-09-19 Mitsubishi Denki Kabushiki Kaisha PLL frequency synthesizer and method for controlling the PLL frequency synthesizer
US5950115A (en) * 1997-08-29 1999-09-07 Adaptec, Inc. GHz transceiver phase lock loop having autofrequency lock correction
US6606364B1 (en) * 1999-03-04 2003-08-12 Harris Corporation Multiple data rate bit synchronizer having phase/frequency detector gain constant proportional to PLL clock divider ratio

Also Published As

Publication number Publication date
CA2389295C (en) 2005-01-25
US7010076B1 (en) 2006-03-07
CA2389295A1 (en) 2001-05-03
DE60025029D1 (de) 2006-01-26
AU2468701A (en) 2001-05-08
MXPA02004269A (es) 2003-01-28
DE60025029T2 (de) 2006-08-03
EP1228567B1 (de) 2005-12-21
CN1413384A (zh) 2003-04-23
WO2001031792A3 (en) 2002-01-03
BR0015159A (pt) 2002-07-16
WO2001031792A2 (en) 2001-05-03
ES2256084T3 (es) 2006-07-16
EP1228567A2 (de) 2002-08-07
WO2001031792A9 (en) 2002-02-07
CN1187899C (zh) 2005-02-02

Similar Documents

Publication Publication Date Title
US4916411A (en) Variable frequency jitter generator
ATE411685T1 (de) Verbessertes drahtloses paketdatenkommunikationssystem, verfahren und vorrichtung mit anwendbarkeit sowohl auf grossflächigen netzwerken als auch lokalen netzwerken
EP1395841B1 (de) Hochfrequenzkämme für die abstimmungsdriftreduzierende schleife verwendender, rauscharmer mikrowellensynthesizer
ATE313876T1 (de) Systeme und verfahren für eine schaltung zum aufrechterhalten der frequenz in phasenregelschleifen
ATE210316T1 (de) Dreifach redundantes modulares rechnersystem
WO2001001577A8 (en) Adjustable bandwidth phase locked loop with fast settling time
CA2298927A1 (en) Aparatus and method for reducing oscillator frequency pulling during am modulation
JPS6340422A (ja) スペクトラム拡散通信用同期追跡装置
TW370739B (en) Multiplication circuit
EP0754368A1 (de) Synchrondetektor und verfahren zur synchronen detektion
SE9703294D0 (sv) Anordning och förfarande vid radiokommunikation
DE60128904D1 (de) Persönliche kommunikationsanlage mit gps empfänger und gemeinsamer taktquelle
ATE331358T1 (de) Daten- und taktrückgewinnungsschaltung und eine vorrichtung mehrerer dieser schaltungen enthaltend
JPH01198832A (ja) 位相ノイズおよびポスト同調ドリフトを消去するための装置および方法
US6894546B2 (en) Noise reduction for phase locked loop
SE0201159D0 (sv) Quadrature phase control loop
SE0003872L (sv) Frekvenssyntetisator och metod för att syntetisera en frekvens
DE60206049T2 (de) Frequenzregelkreis, taktwiederherstellungsschaltung und empfänger
JP3522721B2 (ja) 基準となる発振器の出力信号の位相に同期したｓｓｂ高周波信号発生方式
KR100296025B1 (ko) 여진기회로및여진기회로에서의디지털변조및아날로그변조방법
SU1003367A1 (ru) Ретрансл тор сверхвысокочастотного сигнала с фазовой модул цией
CN116131966A (zh) ku波段模拟器输出幅度控制方法
JPH0575348A (ja) 位相同期受信回路
JPH05235790A (ja) フィードフォワード増幅器
JPS59107645A (ja) パイロツト信号阻止回路

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification

Ref document number: 1228567

Country of ref document: EP

REN Ceased due to non-payment of the annual fee