ATE315286T1 - Verfahren zum einstellen der bandbreite eines phasenregelkreises - Google Patents

Verfahren zum einstellen der bandbreite eines phasenregelkreises

Info

Publication number
ATE315286T1
ATE315286T1 AT99930067T AT99930067T ATE315286T1 AT E315286 T1 ATE315286 T1 AT E315286T1 AT 99930067 T AT99930067 T AT 99930067T AT 99930067 T AT99930067 T AT 99930067T AT E315286 T1 ATE315286 T1 AT E315286T1
Authority
AT
Austria
Prior art keywords
phase
locked loop
bandwidth
frequency
level
Prior art date
Application number
AT99930067T
Other languages
English (en)
Inventor
Leif Magnus Andre Nilsson
Hans Hagberg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Application granted granted Critical
Publication of ATE315286T1 publication Critical patent/ATE315286T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895—Details of the current generators
    • H03L7/0898—Details of the current generators the source or sink current values being variable
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H03L7/1072—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the charge pump, e.g. changing the gain

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Electrotherapy Devices (AREA)
  • Processing Of Color Television Signals (AREA)
AT99930067T 1998-06-05 1999-06-02 Verfahren zum einstellen der bandbreite eines phasenregelkreises ATE315286T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/090,914 US6049255A (en) 1998-06-05 1998-06-05 Tuning the bandwidth of a phase-locked loop

Publications (1)

Publication Number Publication Date
ATE315286T1 true ATE315286T1 (de) 2006-02-15

Family

ID=22224938

Family Applications (1)

Application Number Title Priority Date Filing Date
AT99930067T ATE315286T1 (de) 1998-06-05 1999-06-02 Verfahren zum einstellen der bandbreite eines phasenregelkreises

Country Status (15)

Country Link
US (1) US6049255A (de)
EP (1) EP1095457B1 (de)
JP (1) JP4455757B2 (de)
KR (1) KR100624599B1 (de)
CN (1) CN1315080B (de)
AT (1) ATE315286T1 (de)
AU (1) AU754639B2 (de)
BR (1) BR9910924B1 (de)
DE (1) DE69929339T2 (de)
EE (1) EE200000708A (de)
HK (1) HK1040841B (de)
IL (1) IL140068A0 (de)
MY (1) MY118898A (de)
PL (1) PL195271B1 (de)
WO (1) WO1999065146A1 (de)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6526113B1 (en) 1999-08-11 2003-02-25 Broadcom Corporation GM cell based control loops
US6993106B1 (en) * 1999-08-11 2006-01-31 Broadcom Corporation Fast acquisition phase locked loop using a current DAC
US6459253B1 (en) * 2000-09-05 2002-10-01 Telefonaktiebolaget Lm Ericsson (Publ) Bandwidth calibration for frequency locked loop
JP3696077B2 (ja) * 2000-11-13 2005-09-14 シャープ株式会社 電圧変換回路及びこれを備えた半導体集積回路装置
US7003065B2 (en) * 2001-03-09 2006-02-21 Ericsson Inc. PLL cycle slip detection
KR100725935B1 (ko) * 2001-03-23 2007-06-11 삼성전자주식회사 프랙셔널-앤 주파수 합성기용 위상 고정 루프 회로
US7200769B1 (en) 2001-08-29 2007-04-03 Altera Corporation Self-compensating delay chain for multiple-date-rate interfaces
US7167023B1 (en) 2001-08-29 2007-01-23 Altera Corporation Multiple data rate interface architecture
US6806733B1 (en) 2001-08-29 2004-10-19 Altera Corporation Multiple data rate interface architecture
US6946872B1 (en) 2003-07-18 2005-09-20 Altera Corporation Multiple data rate interface architecture
US6798237B1 (en) 2001-08-29 2004-09-28 Altera Corporation On-chip impedance matching circuit
US6603329B1 (en) 2001-08-29 2003-08-05 Altera Corporation Systems and methods for on-chip impedance termination
US7382838B2 (en) * 2001-09-17 2008-06-03 Digeo, Inc. Frequency drift compensation across multiple broadband signals in a digital receiver system
US6812732B1 (en) 2001-12-04 2004-11-02 Altera Corporation Programmable parallel on-chip parallel termination impedance and impedance matching
US6836144B1 (en) 2001-12-10 2004-12-28 Altera Corporation Programmable series on-chip termination impedance and impedance matching
US7109744B1 (en) 2001-12-11 2006-09-19 Altera Corporation Programmable termination with DC voltage level control
US6812734B1 (en) 2001-12-11 2004-11-02 Altera Corporation Programmable termination with DC voltage level control
US6768955B2 (en) * 2002-05-17 2004-07-27 Sun Microsystems, Inc. Adjustment and calibration system for post-fabrication treatment of phase locked loop charge pump
FR2840469A1 (fr) * 2002-05-28 2003-12-05 Koninkl Philips Electronics Nv Boucle a verrouillage de phase
US6836167B2 (en) * 2002-07-17 2004-12-28 Intel Corporation Techniques to control signal phase
GB0220616D0 (en) * 2002-09-05 2002-10-16 Koninkl Philips Electronics Nv Improvements relating to phase-lock loops
US6788155B2 (en) * 2002-12-31 2004-09-07 Intel Corporation Low gain phase-locked loop circuit
US7023285B2 (en) * 2003-07-15 2006-04-04 Telefonaktiebolaget Lm Ericsson (Publ) Self-calibrating controllable oscillator
US6888369B1 (en) 2003-07-17 2005-05-03 Altera Corporation Programmable on-chip differential termination impedance
US6859064B1 (en) 2003-08-20 2005-02-22 Altera Corporation Techniques for reducing leakage current in on-chip impedance termination circuits
US6888370B1 (en) 2003-08-20 2005-05-03 Altera Corporation Dynamically adjustable termination impedance control techniques
US6998922B2 (en) * 2003-09-08 2006-02-14 Broadcom Corp. Phase locked loop modulator calibration techniques
US7236753B2 (en) * 2003-12-29 2007-06-26 Intel Corporation Direct outphasing modulator
US7234069B1 (en) 2004-03-12 2007-06-19 Altera Corporation Precise phase shifting using a DLL controlled, multi-stage delay chain
US7126399B1 (en) 2004-05-27 2006-10-24 Altera Corporation Memory interface phase-shift circuitry to support multiple frequency ranges
US7123051B1 (en) 2004-06-21 2006-10-17 Altera Corporation Soft core control of dedicated memory interface hardware in a programmable logic device
US7030675B1 (en) 2004-08-31 2006-04-18 Altera Corporation Apparatus and method for controlling a delay chain
US7218155B1 (en) 2005-01-20 2007-05-15 Altera Corporation Techniques for controlling on-chip termination resistance using voltage range detection
US7221193B1 (en) 2005-01-20 2007-05-22 Altera Corporation On-chip termination with calibrated driver strength
JP4638806B2 (ja) * 2005-03-29 2011-02-23 ルネサスエレクトロニクス株式会社 位相同期ループ回路、オフセットｐｌｌ送信機、通信用高周波集積回路及び無線通信システム
US7405633B2 (en) * 2005-07-18 2008-07-29 Tellabs Reston, Inc. Methods and apparatus for loop bandwidth control for a phase-locked loop
US7679397B1 (en) 2005-08-05 2010-03-16 Altera Corporation Techniques for precision biasing output driver for a calibrated on-chip termination circuit
CN100446392C (zh) * 2006-04-27 2008-12-24 电子科技大学 一种脉冲跨周期调制开关稳压电源控制器
US7881401B2 (en) * 2006-11-17 2011-02-01 Infineon Technologies Ag Transmitter arrangement and signal processing method
US8483985B2 (en) * 2007-01-05 2013-07-09 Qualcomm, Incorporated PLL loop bandwidth calibration
US7995697B2 (en) * 2007-06-18 2011-08-09 Infineon Technologies Ag Polar modulation / one-point frequency modulation with flexible reference frequency
EP2220761B1 (de) * 2007-11-02 2011-03-23 ST-Ericsson SA Pll-kalibration
US7737739B1 (en) * 2007-12-12 2010-06-15 Integrated Device Technology, Inc. Phase step clock generator
KR101201116B1 (ko) 2010-08-17 2012-11-13 성균관대학교산학협력단 동적 루프 대역을 갖는 위상고정루프 및 동적 루프 대역을 사용하여 기준신호에 동기하는 출력신호를 생성하는 방법
CN105610434B (zh) * 2016-02-26 2018-08-10 西安紫光国芯半导体有限公司 一种自适应的延迟锁相环
CN112362976B (zh) * 2020-11-10 2024-04-26 张国俊 在线实时电缆参数测试系统

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4691176A (en) * 1986-03-17 1987-09-01 General Electric Company Adaptive carrier tracking circuit
US4771249A (en) * 1987-05-26 1988-09-13 Motorola, Inc. Phase locked loop having a filter with controlled variable bandwidth
US4926141A (en) * 1989-05-01 1990-05-15 Motorola, Inc. Frequency synthesizer with improved automatic control of loop bandwidth selection
US5295079A (en) * 1991-07-18 1994-03-15 National Semiconductor Corporation Digital testing techniques for very high frequency phase-locked loops
US5233314A (en) * 1992-03-27 1993-08-03 Cyrix Corporation Integrated charge-pump phase-locked loop circuit
US5448763A (en) * 1993-11-09 1995-09-05 Motorola Apparatus and method for operating a phase locked loop frequency synthesizer responsive to radio frequency channel spacing
US5703539A (en) * 1993-12-17 1997-12-30 Motorola, Inc. Apparatus and method for controlling the loop bandwidth of a phase locked loop
US5631587A (en) * 1994-05-03 1997-05-20 Pericom Semiconductor Corporation Frequency synthesizer with adaptive loop bandwidth

Also Published As

Publication number Publication date
AU4667899A (en) 1999-12-30
EP1095457A1 (de) 2001-05-02
IL140068A0 (en) 2002-02-10
AU754639B2 (en) 2002-11-21
EE200000708A (et) 2002-04-15
EP1095457B1 (de) 2006-01-04
JP4455757B2 (ja) 2010-04-21
BR9910924A (pt) 2001-03-06
WO1999065146A1 (en) 1999-12-16
US6049255A (en) 2000-04-11
HK1040841B (zh) 2011-02-18
PL195271B1 (pl) 2007-08-31
CN1315080A (zh) 2001-09-26
JP2002518869A (ja) 2002-06-25
CN1315080B (zh) 2010-06-23
KR100624599B1 (ko) 2006-09-18
PL346360A1 (en) 2002-02-11
BR9910924B1 (pt) 2013-02-05
DE69929339D1 (de) 2006-03-30
HK1040841A1 (en) 2002-06-21
MY118898A (en) 2005-02-28
KR20010052536A (ko) 2001-06-25
DE69929339T2 (de) 2006-09-07

Similar Documents

Publication Publication Date Title
ATE315286T1 (de) Verfahren zum einstellen der bandbreite eines phasenregelkreises
KR100682279B1 (ko) 주파수 합성기의 적응 주파수 조정장치
CN107528583B (zh) 使用采样时间至数字转换器的倍频延迟锁定环路
CN1110136C (zh) 调谐带通滤波器的设备和方法
EP1583224A4 (de) Modulator und korrekturverfahren dafür
DE564629T1 (de) Stromversorgung für multipolar-massenfilter.
KR950026124A (ko) 단축된 로크 시간을 갖는 피엘엘(pll) 회로
DE102010042159A1 (de) Phasenverriegelung in volldigitalen Phasenregelschleifen
GB2393611B8 (en) Method of and apparatus for reducing frequency errors associated with an inter-system scan
WO2004062104A3 (en) A sawtooth wave generating apparatus, a method of generating sawtooth wave, a constant current circuit, and a method of adjusting amount of current from the same
DE102008045042A1 (de) Regelschleifensystem
EP1657812A4 (de) Breitband-modulations-pll und verfahren zur einstellung des modulationsfaktors dafür
US7170322B2 (en) System and method for reducing transient response in a fractional N phase lock loop
US8253500B2 (en) Frequency-phase adjusting device and method thereof
WO2003073601A3 (de) Verfahren zum abgleichen eines zwei-punkt-modulators und zwei-punkt-modulator mit einer abgleichvorrichtung
US7453911B2 (en) Method and device for controlling stuffing
US3961255A (en) Measurement bandwidth enhancement in phase lock loops
ATE545210T1 (de) Entzerreranordnung
ATE389968T1 (de) Frequenzmodulator unter verwendung eines phasenregelkreises
CN102045065B (zh) 频率相位调整装置及其相关方法
US5646955A (en) Apparatus for measuring cycle to cycle jitter of a digital signal and method therefor
KR100243506B1 (ko) 가변 타이밍 상수 디시젼-다이렉티드 타이밍 회복방법
US20160146881A1 (en) Device testing and monitoring method thereof
Tang et al. Improving the Frequency Switching of Phase-locked Loop Using Pre-control Technique
DE4245020C2 (de) Niederfrequenzsynthesizer für eine gewobbelte Synthesizerquelle, mit einer Stabilitätsverbesserungsschaltung

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties