ATE317567T1 - Digitales bussystem - Google Patents

Digitales bussystem

Info

Publication number
ATE317567T1
ATE317567T1 AT01983044T AT01983044T ATE317567T1 AT E317567 T1 ATE317567 T1 AT E317567T1 AT 01983044 T AT01983044 T AT 01983044T AT 01983044 T AT01983044 T AT 01983044T AT E317567 T1 ATE317567 T1 AT E317567T1
Authority
AT
Austria
Prior art keywords
data
transmitter units
bus system
clk2
clock signal
Prior art date
Application number
AT01983044T
Other languages
English (en)
Inventor
Karl-Magnus Moeller
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Application granted granted Critical
Publication of ATE317567T1 publication Critical patent/ATE317567T1/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/325Power saving in peripheral device
    • G06F1/3253Power saving in bus
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • G06F13/4273Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus using a clocked protocol
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
AT01983044T 2000-12-22 2001-11-13 Digitales bussystem ATE317567T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0004832A SE516758C2 (sv) 2000-12-22 2000-12-22 Digitalt bussystem

Publications (1)

Publication Number Publication Date
ATE317567T1 true ATE317567T1 (de) 2006-02-15

Family

ID=20282411

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01983044T ATE317567T1 (de) 2000-12-22 2001-11-13 Digitales bussystem

Country Status (6)

Country Link
US (1) US20020083241A1 (de)
EP (1) EP1344139B1 (de)
AT (1) ATE317567T1 (de)
DE (1) DE60117163D1 (de)
SE (1) SE516758C2 (de)
WO (1) WO2002052421A1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3852703B2 (ja) * 2001-08-29 2006-12-06 アナログ・デバイシズ・インコーポレーテッド 無線システムにおけるタイミングおよび事象処理の方法および装置
US7606960B2 (en) * 2004-03-26 2009-10-20 Intel Corporation Apparatus for adjusting a clock frequency of a variable speed bus
US7281148B2 (en) * 2004-03-26 2007-10-09 Intel Corporation Power managed busses and arbitration
US7197591B2 (en) * 2004-06-30 2007-03-27 Intel Corporation Dynamic lane, voltage and frequency adjustment for serial interconnect
WO2006082458A1 (en) * 2005-01-31 2006-08-10 Freescale Semiconductor, Inc. Bus arbitration controller with reduced energy consumption
KR101622195B1 (ko) * 2009-11-05 2016-05-18 삼성전자주식회사 동적 버스 클럭을 제어하기 위한 장치 및 방법
US8762760B2 (en) * 2010-09-14 2014-06-24 Xilinx, Inc. Method and apparatus for adaptive power control in a multi-lane communication channel
US9929972B2 (en) * 2011-12-16 2018-03-27 Qualcomm Incorporated System and method of sending data via a plurality of data lines on a bus

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4210780A (en) * 1978-03-27 1980-07-01 The Mitre Corporation Multiple access digital communications system
FR2490434B1 (fr) * 1980-09-12 1988-03-18 Quinquis Jean Paul Dispositif de resolution des conflits d'acces et d'allocation d'une liaison de type bus interconnectant un ensemble de processeurs non hierarchises
CA1278871C (en) * 1986-02-24 1991-01-08 Frederick O. R. Miesterfeld Method of data arbitration and collision detection on a data bus
US5642360A (en) * 1995-08-28 1997-06-24 Trainin; Solomon System and method for improving network performance through inter frame spacing adaptation
US5862353A (en) * 1997-03-25 1999-01-19 International Business Machines Corporation Systems and methods for dynamically controlling a bus
US6526518B1 (en) * 1997-05-22 2003-02-25 Creative Technology, Ltd. Programmable bus
JPH11184554A (ja) * 1997-12-24 1999-07-09 Mitsubishi Electric Corp クロック制御タイプ情報処理装置
DE19911830A1 (de) * 1999-03-17 2000-09-21 Bosch Gmbh Robert Verfahren zum Verwalten des Zugriffs auf einen Bus und Bussystem
US6728890B1 (en) * 2000-09-26 2004-04-27 Sun Microsystems, Inc. Method and apparatus for controlling a bus clock frequency in response to a signal from a requesting component

Also Published As

Publication number Publication date
SE0004832D0 (sv) 2000-12-22
EP1344139A1 (de) 2003-09-17
SE0004832L (sv) 2002-02-26
US20020083241A1 (en) 2002-06-27
DE60117163D1 (de) 2006-04-20
WO2002052421A1 (en) 2002-07-04
SE516758C2 (sv) 2002-02-26
EP1344139B1 (de) 2006-02-08

Similar Documents

Publication Publication Date Title
DE60141613D1 (de) Konfigurierbarer Modulator
MXPA03006207A (es) Sistema digital de banda de base.
WO1999053406A3 (en) High-speed data bus for network switching
WO1996006494A3 (en) Nonlinear digital communications system
JPH1055338A5 (de)
EP0940758A3 (de) Serielle Busbeschleunigungsschaltung
NO20080014L (no) Redusert beregning i kombinert deteksjon
WO2004082187A3 (en) System and method for compressing data in a communications environment
WO2002014993A3 (en) Efficient clock start and stop apparatus for clock forwarded sytem i/o
DE60117163D1 (de) Digitales bussystem
DE60142443D1 (de) Stromversorgungs-verwaltungsverfahren und anordnung für busgekoppelte schaltungsblöcke
ID30311A (id) Perangkat pemrosesan sinyal digital, sistemnya, dan metode yang menyediakan fungsi perluasan
CA2400421A1 (en) Single clock reference for compressed domain processing systems
KR970068365A (ko) 통신제어장치 및 그것을 사용한 통신시스템
WO2000000893A3 (en) Memory arrangement based on rate conversion
EP1163569A4 (de) Verfahren und schaltung um an zwei enden getakten daten zu empfangen
TW200801977A (en) Processor
TW200625062A (en) Methods and systems for a reference clock
DE60044145D1 (de) Brückeschnittstellenschaltung
DE602004016859D1 (de) Regelung des stromverbrauchs in satellitenpositionierungssystemen
ATE414345T1 (de) System für in frequenz kontrollierte signale
ATE539407T1 (de) Erweiterungseinheit in einem elektronischen gerätkommunikationssystem
MY119875A (en) Receiver and receiving-decoding method
MY149688A (en) System and method to change data window
TW200500941A (en) Signal processing device and entertainment device

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties