ATE319103T1 - Verfahren zur prüfung einer integrierten schaltung mit vertraulichen software- oder hardware-elementen - Google Patents

Verfahren zur prüfung einer integrierten schaltung mit vertraulichen software- oder hardware-elementen

Info

Publication number
ATE319103T1
ATE319103T1 AT00101502T AT00101502T ATE319103T1 AT E319103 T1 ATE319103 T1 AT E319103T1 AT 00101502 T AT00101502 T AT 00101502T AT 00101502 T AT00101502 T AT 00101502T AT E319103 T1 ATE319103 T1 AT E319103T1
Authority
AT
Austria
Prior art keywords
rng
sub
integrated circuit
testing
hardware elements
Prior art date
Application number
AT00101502T
Other languages
English (en)
Inventor
Walter Fabrice
Blangy Hugues
Original Assignee
Em Microelectronic Marin Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Em Microelectronic Marin Sa filed Critical Em Microelectronic Marin Sa
Application granted granted Critical
Publication of ATE319103T1 publication Critical patent/ATE319103T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
    • H04L9/3271—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using challenge-response
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31719—Security aspects, e.g. preventing unauthorised access during test
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1408—Protection against unauthorised use of memory or access to memory by using cryptography
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
    • H04L9/3226—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials using a predetermined code, e.g. password, passphrase or PIN

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Storage Device Security (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Tests Of Electronic Circuits (AREA)
AT00101502T 2000-01-26 2000-01-26 Verfahren zur prüfung einer integrierten schaltung mit vertraulichen software- oder hardware-elementen ATE319103T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP00101502A EP1120662B1 (de) 2000-01-26 2000-01-26 Verfahren zur Prüfung einer integrierten Schaltung mit vertraulichen Software- oder Hardware-elementen

Publications (1)

Publication Number Publication Date
ATE319103T1 true ATE319103T1 (de) 2006-03-15

Family

ID=8167703

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00101502T ATE319103T1 (de) 2000-01-26 2000-01-26 Verfahren zur prüfung einer integrierten schaltung mit vertraulichen software- oder hardware-elementen

Country Status (7)

Country Link
US (1) US6944778B2 (de)
EP (1) EP1120662B1 (de)
JP (1) JP4886934B2 (de)
KR (1) KR100818620B1 (de)
AT (1) ATE319103T1 (de)
DE (1) DE60026186T2 (de)
SG (1) SG114485A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7047174B2 (en) * 2001-05-02 2006-05-16 Freescale Semiconductor, Inc. Method for producing test patterns for testing an integrated circuit
FI114062B (fi) * 2001-06-08 2004-07-30 Nokia Corp Menetelmä tiedonsiirron turvallisuuden varmistamiseksi, tiedonsiirtojärjestelmä ja tiedonsiirtolaite
US20030120922A1 (en) * 2001-12-06 2003-06-26 Fairchild Semiconductor Corporation Device authentication system and method
FR2888433A1 (fr) * 2005-07-05 2007-01-12 St Microelectronics Sa Protection d'une quantite numerique contenue dans un circuit integre comportant une interface jtag
EP1785905A1 (de) * 2005-11-13 2007-05-16 Honeywell International Inc. Verbesserter Verschlüsselungsstandard zur Bereitstellung einer Hardwareschlüsselschnittstelle
US8171542B2 (en) 2006-02-13 2012-05-01 Honeywell International Inc. Advanced encryption standard to provide hardware key interface
US8135959B2 (en) * 2006-04-07 2012-03-13 Honeywell International Inc. External key to provide protection to devices
GB0615392D0 (en) * 2006-08-03 2006-09-13 Wivenhoe Technology Ltd Pseudo random number circuitry
JP2008180592A (ja) * 2007-01-24 2008-08-07 Nec Electronics Corp テストパターン生成回路及びテスト回路
JP5435354B2 (ja) * 2010-02-04 2014-03-05 豊丸産業株式会社 遊技機及び遊技システム
JP2012118884A (ja) * 2010-12-02 2012-06-21 Toshiba Corp プロセッサ及び半導体装置
JP6343568B2 (ja) * 2015-01-26 2018-06-13 株式会社ユニバーサルエンターテインメント 遊技機
JP2016137001A (ja) * 2015-01-26 2016-08-04 株式会社ユニバーサルエンターテインメント 遊技機
JP2016137003A (ja) * 2015-01-26 2016-08-04 株式会社ユニバーサルエンターテインメント 遊技機
JP6457824B2 (ja) * 2015-01-26 2019-01-23 株式会社ユニバーサルエンターテインメント 遊技機
CN106771950B (zh) * 2016-12-21 2023-06-27 珠海市中芯集成电路有限公司 一种用于晶圆的测试系统及其测试方法
JP6469201B2 (ja) * 2017-11-17 2019-02-13 株式会社ユニバーサルエンターテインメント 遊技機

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4802217A (en) * 1985-06-07 1989-01-31 Siemens Corporate Research & Support, Inc. Method and apparatus for securing access to a computer facility
US4799061A (en) * 1985-11-18 1989-01-17 International Business Machines Corporation Secure component authentication system
JP2860112B2 (ja) * 1989-06-21 1999-02-24 株式会社東芝 集積回路のテストデータ送信装置及び送信方法並びに集積回路のデバイステスト回路
US5526311A (en) * 1993-12-30 1996-06-11 Intel Corporation Method and circuitry for enabling and permanently disabling test mode access in a flash memory device
FR2716989B1 (fr) * 1994-03-04 1996-04-05 Gemplus Card Int Procédé de fonctionnement d'une carte à puce.
US5530753A (en) * 1994-08-15 1996-06-25 International Business Machines Corporation Methods and apparatus for secure hardware configuration
JP3764517B2 (ja) * 1996-01-26 2006-04-12 株式会社ルネサステクノロジ 通信装置
TW477787B (en) 1996-08-27 2002-03-01 Pfizer Pyrido six-membered nitrogen-containing cyclic ring derivatives having corticotropin releasing factor antagonist activity and pharmaceutical composition containing same
KR100213188B1 (ko) * 1996-10-05 1999-08-02 윤종용 사용자 인증 장치 및 방법
US5875248A (en) * 1997-02-25 1999-02-23 International Business Machines Corporation Method of counterfeit detection of electronic data stored on a device
JP3558488B2 (ja) * 1997-05-20 2004-08-25 エニー株式会社 暗号通信システム
KR100243347B1 (ko) * 1997-06-16 2000-08-01 정선종 컴퓨터 패스워드 보호 방법
FR2781066B1 (fr) * 1998-07-09 2002-05-03 Schlumberger Ind Sa Procedure de securisation de donnees dans une machine de test de composants electroniques
US6577229B1 (en) * 1999-06-10 2003-06-10 Cubic Corporation Multiple protocol smart card communication device

Also Published As

Publication number Publication date
KR100818620B1 (ko) 2008-04-01
DE60026186D1 (de) 2006-04-27
DE60026186T2 (de) 2006-11-16
SG114485A1 (en) 2005-09-28
US6944778B2 (en) 2005-09-13
KR20010078041A (ko) 2001-08-20
JP2001264396A (ja) 2001-09-26
JP4886934B2 (ja) 2012-02-29
EP1120662B1 (de) 2006-03-01
EP1120662A1 (de) 2001-08-01
US20010010080A1 (en) 2001-07-26

Similar Documents

Publication Publication Date Title
ATE319103T1 (de) Verfahren zur prüfung einer integrierten schaltung mit vertraulichen software- oder hardware-elementen
Lee et al. Securing designs against scan-based side-channel attacks
Hely et al. Test control for secure scan designs
Helinski et al. A physical unclonable function defined using power distribution system equivalent resistance variations
Chiu et al. A secure test wrapper design against internal and boundary scan attacks for embedded cores
KR101445473B1 (ko) 스캔 체인 보안을 제공하는 방법 및 장치
Cui et al. A new PUF based lock and key solution for secure in-field testing of cryptographic chips
Kan et al. Echeloned IJTAG data protection
TWI727308B (zh) 測試電路之動態密鑰防禦架構與方法
ATE408200T1 (de) Verfahren und system zur durchführung von prüfungen in einer einrichtung und einrichtung
Yu et al. Can deep learning break a true random number generator?
Chandran et al. SS-KTC: A high-testability low-overhead scan architecture with multi-level security integration
Vaghani et al. On securing scan design through test vector encryption
Hély et al. Securing scan control in crypto chips
Talukdar et al. TaintLock: Preventing IP theft through lightweight dynamic scan encryption using taint bits
Lee et al. A secure JTAG wrapper for SoC testing and debugging
CN115885251B (zh) 随机数量子生成方法，特别是彩票、游戏及用于量子生成随机数的设备
CN106295422B (zh) 键盘扫描方法及装置
Bhakthavatchalu et al. Verilog design of programmable JTAG controller for digital VLSI IC’s
Sengar et al. An efficient approach to develop secure scan tree for crypto-hardware
Wang et al. A power analysis based approach to detect Trojan circuits
JP4156896B2 (ja) パスワード強度検査方法及びその装置と、パスワード強度検査プログラム及びそのプログラムを記録した記録媒体
Cui et al. A new scheme to extract PUF information by Scan Chain
CN109581183A (zh) 一种集成电路的安全测试方法与系统
Ziad et al. E-voting Attacks and Countermeasures

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties