ATE320129T1 - Flit-cache in einem paketvermittelndem router - Google Patents

Flit-cache in einem paketvermittelndem router

Info

Publication number
ATE320129T1
ATE320129T1 AT00935995T AT00935995T ATE320129T1 AT E320129 T1 ATE320129 T1 AT E320129T1 AT 00935995 T AT00935995 T AT 00935995T AT 00935995 T AT00935995 T AT 00935995T AT E320129 T1 ATE320129 T1 AT E320129T1
Authority
AT
Austria
Prior art keywords
flit
buffers
cache
flits
packet switching
Prior art date
Application number
AT00935995T
Other languages
English (en)
Inventor
William J Dally
Philip P Carvey
P Allen King
William F Mann
Larry R Dennison
Original Assignee
Avici Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Avici Systems filed Critical Avici Systems
Application granted granted Critical
Publication of ATE320129T1 publication Critical patent/ATE320129T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9063—Intermediate storage in different physical parts of a node or terminal
    • H04L49/9078—Intermediate storage in different physical parts of a node or terminal using an external memory or storage device
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9047—Buffering arrangements including multiple buffers, e.g. buffer pools
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9063—Intermediate storage in different physical parts of a node or terminal
    • H04L49/9068—Intermediate storage in different physical parts of a node or terminal in the network interface card
    • H04L49/9073—Early interruption upon arrival of a fraction of a packet
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/251—Cut-through or wormhole routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3036—Shared queuing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Treatment Of Fiber Materials (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT00935995T 1999-05-21 2000-05-16 Flit-cache in einem paketvermittelndem router ATE320129T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US31669999A 1999-05-21 1999-05-21

Publications (1)

Publication Number Publication Date
ATE320129T1 true ATE320129T1 (de) 2006-03-15

Family

ID=23230259

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00935995T ATE320129T1 (de) 1999-05-21 2000-05-16 Flit-cache in einem paketvermittelndem router

Country Status (10)

Country Link
US (1) US20050018609A1 (de)
EP (1) EP1183828B1 (de)
JP (1) JP2003512746A (de)
KR (1) KR20020015691A (de)
CN (1) CN1351791A (de)
AT (1) ATE320129T1 (de)
AU (1) AU5137000A (de)
CA (1) CA2372644A1 (de)
DE (1) DE60026518T2 (de)
WO (1) WO2000072530A2 (de)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8250357B2 (en) 2000-09-13 2012-08-21 Fortinet, Inc. Tunnel interface for securing traffic over a network
US7181547B1 (en) 2001-06-28 2007-02-20 Fortinet, Inc. Identifying nodes in a ring network
US20030026267A1 (en) * 2001-07-31 2003-02-06 Oberman Stuart F. Virtual channels in a network switch
US9836424B2 (en) * 2001-08-24 2017-12-05 Intel Corporation General input/output architecture, protocol and related methods to implement flow control
DE60213616T2 (de) * 2001-08-24 2007-08-09 Intel Corporation, Santa Clara Eine allgemeine eingabe-/ausgabearchitektur, protokoll und entsprechende verfahren zur umsetzung der flusssteuerung
US7519055B1 (en) * 2001-12-21 2009-04-14 Alcatel Lucent Optical edge router
US7065628B2 (en) 2002-05-29 2006-06-20 Intel Corporation Increasing memory access efficiency for packet applications
US7376125B1 (en) 2002-06-04 2008-05-20 Fortinet, Inc. Service processing switch
KR100474302B1 (ko) * 2002-09-07 2005-03-10 엘지전자 주식회사 무선 링크 콘트롤(ｒｌｃ) 계층의 버퍼제어 방법
US7266120B2 (en) 2002-11-18 2007-09-04 Fortinet, Inc. System and method for hardware accelerated packet multicast in a virtual routing system
US7447201B2 (en) * 2003-02-07 2008-11-04 Fujitsu Limited Multicasting in a high-speed switching environment
US7720095B2 (en) 2003-08-27 2010-05-18 Fortinet, Inc. Heterogeneous media packet bridging
US7411969B2 (en) * 2003-10-28 2008-08-12 Intel Corporation Method, system, and apparatus for a credit based flow control in a computer system
US7406080B2 (en) * 2004-06-15 2008-07-29 International Business Machines Corporation Method and structure for enqueuing data packets for processing
US7719964B2 (en) * 2004-08-12 2010-05-18 Eric Morton Data credit pooling for point-to-point links
US7518996B2 (en) * 2004-09-16 2009-04-14 Jinsalas Solutions, Llc Fast credit system
WO2006101549A2 (en) 2004-12-03 2006-09-28 Whitecell Software, Inc. Secure system for allowing the execution of authorized computer program code
US7602777B2 (en) * 2004-12-17 2009-10-13 Michael Ho Cascaded connection matrices in a distributed cross-connection system
US7849441B2 (en) * 2005-06-27 2010-12-07 Ikoa Corporation Method for specifying stateful, transaction-oriented systems for flexible mapping to structurally configurable, in-memory processing semiconductor device
US8325768B2 (en) 2005-08-24 2012-12-04 Intel Corporation Interleaving data packets in a packet-based communication system
KR100845133B1 (ko) 2006-11-15 2008-07-10 삼성전자주식회사 고해상도 타임투디지털컨버터
US7830905B2 (en) * 2007-04-20 2010-11-09 Cray Inc. Speculative forwarding in a high-radix router
US7783823B2 (en) * 2007-07-31 2010-08-24 Hewlett-Packard Development Company, L.P. Hardware device data buffer
US7836198B2 (en) * 2008-03-20 2010-11-16 International Business Machines Corporation Ethernet virtualization using hardware control flow override
US8539130B2 (en) * 2009-09-24 2013-09-17 Nvidia Corporation Virtual channels for effective packet transfer
US8571050B1 (en) * 2010-06-18 2013-10-29 Integrated Device Technology, Inc. Method and apparatus to optimize class of service under multiple VCs with mixed reliable transfer and continuous transfer modes
WO2012068171A1 (en) * 2010-11-15 2012-05-24 Reed Coke S Parallel information system utilizing flow control and virtual channels
KR102523418B1 (ko) 2015-12-17 2023-04-19 삼성전자주식회사 프로세서 및 프로세서에서 데이터를 처리하는 방법
CN107689923B (zh) * 2016-08-04 2021-02-12 华为技术有限公司 报文处理方法及路由器
US12353913B1 (en) 2021-08-31 2025-07-08 Apple Inc. Handling eviction write operations caused by rate-limited traffic
US12360926B2 (en) * 2022-12-19 2025-07-15 Trading Technologies International, Inc. Buffering elements for processing

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4933933A (en) * 1986-12-19 1990-06-12 The California Institute Of Technology Torus routing chip
US5088091A (en) * 1989-06-22 1992-02-11 Digital Equipment Corporation High-speed mesh connected local area network
US5134690A (en) * 1989-06-26 1992-07-28 Samatham Maheswara R Augumented multiprocessor networks
JPH05505709A (ja) * 1990-03-05 1993-08-19 マサチユセツツ・インスチチユート・オブ・テクノロジー メツセージ経路指定のための拡大及び／又は分散論理クラスターを有する交換網
US5172371A (en) * 1990-08-09 1992-12-15 At&T Bell Laboratories Growable switch
US5617577A (en) * 1990-11-13 1997-04-01 International Business Machines Corporation Advanced parallel array processor I/O connection
US5797041A (en) * 1992-06-30 1998-08-18 Hitachi, Ltd. Communication control system utilizing a shared buffer composed of first and second descriptors which are managed by high and low level protocols
US5355372A (en) * 1992-08-19 1994-10-11 Nec Usa, Inc. Threshold-based load balancing in ATM switches with parallel switch planes related applications
US5444701A (en) * 1992-10-29 1995-08-22 International Business Machines Corporation Method of packet routing in torus networks with two buffers per edge
US5408469A (en) * 1993-07-22 1995-04-18 Synoptics Communications, Inc. Routing device utilizing an ATM switch as a multi-channel backplane in a communication network
US5901140A (en) * 1993-10-23 1999-05-04 International Business Machines Corporation Selective congestion control mechanism for information networks
US5583990A (en) * 1993-12-10 1996-12-10 Cray Research, Inc. System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic on each type of virtual channel
US5581705A (en) * 1993-12-13 1996-12-03 Cray Research, Inc. Messaging facility with hardware tail pointer and software implemented head pointer message queue for distributed memory massively parallel processing system
US5532856A (en) * 1994-06-30 1996-07-02 Nec Research Institute, Inc. Planar optical mesh-connected tree interconnect network
US5659716A (en) * 1994-11-23 1997-08-19 Virtual Machine Works, Inc. Pipe-lined static router and scheduler for configurable logic system performing simultaneous communications and computation
US5737748A (en) * 1995-03-15 1998-04-07 Texas Instruments Incorporated Microprocessor unit having a first level write-through cache memory and a smaller second-level write-back cache memory
DE19612631A1 (de) * 1995-03-31 1996-10-02 Mazda Motor Multiplexdatenübermittlungssystem
US5659796A (en) * 1995-04-13 1997-08-19 Cray Research, Inc. System for randomly modifying virtual channel allocation and accepting the random modification based on the cost function
US5701416A (en) * 1995-04-13 1997-12-23 Cray Research, Inc. Adaptive routing mechanism for torus interconnection network
US5812775A (en) * 1995-07-12 1998-09-22 3Com Corporation Method and apparatus for internetworking buffer management
US5909427A (en) * 1995-07-19 1999-06-01 Fujitsu Network Communications, Inc. Redundant switch system and method of operation
US6055618A (en) * 1995-10-31 2000-04-25 Cray Research, Inc. Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel
US5898826A (en) * 1995-11-22 1999-04-27 Intel Corporation Method and apparatus for deadlock-free routing around an unusable routing component in an N-dimensional network
US5805787A (en) * 1995-12-29 1998-09-08 Emc Corporation Disk based disk cache interfacing system and method
US6373846B1 (en) * 1996-03-07 2002-04-16 Lsi Logic Corporation Single chip networking device with enhanced memory access co-processor
US5802052A (en) * 1996-06-26 1998-09-01 Level One Communication, Inc. Scalable high performance switch element for a shared memory packet or ATM cell switch fabric
JP2944531B2 (ja) * 1996-09-12 1999-09-06 日本電気通信システム株式会社 Ｌａｎ間接続装置
DE69808732T2 (de) * 1997-02-14 2003-06-12 Advanced Micro Devices Inc Architektur für teilbare warteschlangen und warteschlangenverfahren
US6233244B1 (en) * 1997-02-14 2001-05-15 Advanced Micro Devices, Inc. Method and apparatus for reclaiming buffers
US6078565A (en) * 1997-06-20 2000-06-20 Digital Equipment Corporation Method and apparatus to expand an on chip FIFO into local memory
US6021132A (en) * 1997-06-30 2000-02-01 Sun Microsystems, Inc. Shared memory management in a switched network element
US6226710B1 (en) * 1997-11-14 2001-05-01 Utmc Microelectronic Systems Inc. Content addressable memory (CAM) engine
US6084856A (en) * 1997-12-18 2000-07-04 Advanced Micro Devices, Inc. Method and apparatus for adjusting overflow buffers and flow control watermark levels
US6311212B1 (en) * 1998-06-27 2001-10-30 Intel Corporation Systems and methods for on-chip storage of virtual connection descriptors
WO2000003515A1 (en) * 1998-07-08 2000-01-20 Broadcom Corporation Network switching architecture with fast filtering processor
US6345040B1 (en) * 1998-07-30 2002-02-05 Marconi Communications, Inc. Scalable scheduled cell switch and method for switching
US6272567B1 (en) * 1998-11-24 2001-08-07 Nexabit Networks, Inc. System for interposing a multi-port internally cached DRAM in a control path for temporarily storing multicast start of packet data until such can be passed

Also Published As

Publication number Publication date
DE60026518D1 (de) 2006-05-04
WO2000072530A2 (en) 2000-11-30
KR20020015691A (ko) 2002-02-28
WO2000072530A3 (en) 2001-02-08
CA2372644A1 (en) 2000-11-30
AU5137000A (en) 2000-12-12
EP1183828A2 (de) 2002-03-06
EP1183828B1 (de) 2006-03-08
CN1351791A (zh) 2002-05-29
JP2003512746A (ja) 2003-04-02
DE60026518T2 (de) 2006-11-16
US20050018609A1 (en) 2005-01-27

Similar Documents

Publication Publication Date Title
DE60026518D1 (de) Flit-cache in einem paketvermittelndem router
Flich et al. Logic-based distributed routing for NoCs
WO1998027660A3 (en) High speed switching device
ATE375045T1 (de) Auf virtuellen pfaden basierte statische leitweglenkung
ATE278277T1 (de) Hochintegrierte mehrschichtige vermittlungsstellenelementarchitektur
ATE549682T1 (de) Paketvermittlung mit dichtem virtuellem router
DE69505826D1 (de) Netzwerkübertragungseinheit mit einer adaptiven wegsucheinheit
ATE170012T1 (de) Paketvermittlung
CA2203534A1 (en) Dynamically controlled routing using dynamic management of intra-link traffic to virtual destination nodes
ATE178175T1 (de) Lokales maschennetzwerk hoher geschwindigkeit
ATE313891T1 (de) Wegesucheinheit mit zuteilung von virtuellen kanälen
GB9720770D0 (en) Aggregate internet route switching
ATE358374T1 (de) Routing-vorrichtung
DE60131380D1 (de) Segmentierung und wiederzusammensetzung von datenrahmen
DE69636165D1 (de) Mehrschichtiges minimallogiknetzwerk
US6941417B1 (en) High-speed low-power CAM-based search engine
DE60237428D1 (de) Kombinieren von schmalbandanwendungen mit breitbandtransport
Kornaros et al. Pipelined multi-queue management in a vlsi atm switch chip with credit-based flow-control
Ho et al. High robustness energy-and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic network-on-chip (ANoC)
SE9201697D0 (sv) Kvadratisk vaeljararkitektur
US8037238B2 (en) Multiple mode content-addressable memory
Padmanabhan Efficient architectures for data access in a shared memory hierarchy
US20080159138A1 (en) Methods and devices for providing ingress routing in selective randomized load balancing
Sleeba et al. HiPAD: High Performance Adaptive Deflection Router for On-Chip Mesh Networks
Harbaum et al. Hardware assist for IPv6 routing table lookup

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties