ATE321375T1 - Verfahren und anordnung zur frequenzsynthese mit einer phasenregelschleife - Google Patents

Verfahren und anordnung zur frequenzsynthese mit einer phasenregelschleife

Info

Publication number
ATE321375T1
ATE321375T1 AT01949564T AT01949564T ATE321375T1 AT E321375 T1 ATE321375 T1 AT E321375T1 AT 01949564 T AT01949564 T AT 01949564T AT 01949564 T AT01949564 T AT 01949564T AT E321375 T1 ATE321375 T1 AT E321375T1
Authority
AT
Austria
Prior art keywords
arrangement
frequency synthesis
control loop
phase control
operating mode
Prior art date
Application number
AT01949564T
Other languages
English (en)
Inventor
Arnaud Brunet
Sebastien Rieubon
Original Assignee
Tcl & Alcatel Mobile Phones
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tcl & Alcatel Mobile Phones filed Critical Tcl & Alcatel Mobile Phones
Application granted granted Critical
Publication of ATE321375T1 publication Critical patent/ATE321375T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1972—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for reducing the locking time interval
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Graft Or Block Polymers (AREA)
  • Chemical Vapour Deposition (AREA)
  • Forging (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)
AT01949564T 2000-06-30 2001-06-28 Verfahren und anordnung zur frequenzsynthese mit einer phasenregelschleife ATE321375T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0008491A FR2811166B1 (fr) 2000-06-30 2000-06-30 Procede et dispositif de synthese de frequence au moyen d'une boucle a phase asservie

Publications (1)

Publication Number Publication Date
ATE321375T1 true ATE321375T1 (de) 2006-04-15

Family

ID=8851940

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01949564T ATE321375T1 (de) 2000-06-30 2001-06-28 Verfahren und anordnung zur frequenzsynthese mit einer phasenregelschleife

Country Status (10)

Country Link
US (1) US6680628B2 (de)
EP (1) EP1299951B1 (de)
CN (1) CN1254918C (de)
AT (1) ATE321375T1 (de)
AU (1) AU2001270693A1 (de)
DE (1) DE60118197D1 (de)
ES (1) ES2261435T3 (de)
FR (1) FR2811166B1 (de)
PT (1) PT1299951E (de)
WO (1) WO2002001721A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4249769B2 (ja) * 2006-08-31 2009-04-08 エルピーダメモリ株式会社 Ｄｌｌ回路及びこれを備える半導体装置
US9170007B2 (en) * 2009-10-19 2015-10-27 Jeffrey Allen Erion LED lighting device and system
US9121595B2 (en) 2010-10-18 2015-09-01 Jeffrey Allen Erion LED lighting device and system
CN102006062B (zh) * 2010-12-24 2012-07-04 苏州云芯微电子科技有限公司 零相位误差锁相环

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0840457A3 (de) * 1990-10-22 1999-08-25 NEC Corporation Frequenzsynthetisierer mit PLL, der einen Frequenzwechsel des Ausgangs mit hoher Geschwindigkeit ermöglicht
US5420545A (en) * 1993-03-10 1995-05-30 National Semiconductor Corporation Phase lock loop with selectable frequency switching time
JP3033654B2 (ja) * 1993-08-23 2000-04-17 日本電気株式会社 Ｐｌｌ周波数シンセサイザ
JP3327028B2 (ja) * 1995-02-14 2002-09-24 松下電器産業株式会社 周波数シンセサイザ
JP3319677B2 (ja) * 1995-08-08 2002-09-03 三菱電機株式会社 周波数シンセサイザ
US6249685B1 (en) * 1998-12-21 2001-06-19 Texas Instruments Incorporated Low power fractional pulse generation in frequency tracking multi-band fractional-N phase lock loop
DE19946200A1 (de) * 1999-09-27 2001-05-03 Infineon Technologies Ag Phasenregelkreis
US6236278B1 (en) * 2000-02-16 2001-05-22 National Semiconductor Corporation Apparatus and method for a fast locking phase locked loop
US6414555B2 (en) * 2000-03-02 2002-07-02 Texas Instruments Incorporated Frequency synthesizer
US6556086B2 (en) * 2001-05-31 2003-04-29 Analog Devices, Inc. Fractional-N synthesizer and method of synchronization of the output phase

Also Published As

Publication number Publication date
DE60118197D1 (de) 2006-05-11
WO2002001721A1 (fr) 2002-01-03
US6680628B2 (en) 2004-01-20
PT1299951E (pt) 2006-07-31
WO2002001721A8 (fr) 2002-05-10
EP1299951B1 (de) 2006-03-22
FR2811166B1 (fr) 2005-01-28
US20020149430A1 (en) 2002-10-17
FR2811166A1 (fr) 2002-01-04
CN1254918C (zh) 2006-05-03
CN1383613A (zh) 2002-12-04
ES2261435T3 (es) 2006-11-16
EP1299951A1 (de) 2003-04-09
AU2001270693A1 (en) 2002-01-08

Similar Documents

Publication Publication Date Title
KR970068174A (ko) 안정된 주파수를 얻기 위한 주파수변환기
DE69405634D1 (de) Vorrichtung und Verfahren zur Takterzeugung für eine Anzeigevorrichtung
TW359807B (en) A period forcing filter for preprocessing sound samples for usage in a wavetable synthesizer
JPH0682484A (ja) 等価時間サンプリング装置
ATE321375T1 (de) Verfahren und anordnung zur frequenzsynthese mit einer phasenregelschleife
WO2002027990A3 (de) Verfahren zum gesteuerten einsynchronisieren auf ein nicht stabiles taktsystem und hiermit korrespondierende empfangseinheit
GB2413445A (en) Improvements relating to frequency and/or phase lock loops
SE9101055D0 (sv) Frequenzmodulierbarer frequenzgenerator
MY112455A (en) Optical disc apparatus
ATE304750T1 (de) Verfahren und anordnung zur verbesserung des einrastens eines frequenzsynthetisierers durch reduzierung von zyklussprüngen
EP1227592A3 (de) Frequenzsynthesizer und Verfahren zur Erzeugung eines frequenzgeteilten Signals
ATE230528T1 (de) Verfahren und gerät zur taktsteuerung
DE58906355D1 (de) Verfahren zur Synchronisation eines Taktes auf störbehaftete Referenztakte.
DE59005293D1 (de) Hf-impuls-kaskade zur erzeugung von nmr-spektren.
DE69941982D1 (de) Akkumulierte phasenmessung unter verwendung von phasenschätzung mit offenem regelkreis
ATE77022T1 (de) Verfahren und schaltungsanordnung zum synchronisieren eines insbesondere einer vermittlungseinrichtung zugehoerigen spannungsgesteuerten oszillators.
DE60034803D1 (de) Verfahren und anordnung zur verrigelung einer einem spannungsgesteuerten oszillator zugeführten steuerspannung
GB1436851A (en) Analog-to-digital-converter
DE60210655D1 (de) Verfahren und vorrichtung zum phasen- und frequenquenzvergleich
DE59508248D1 (de) Verfahren zum Synchronisieren der Ausgangsfrequenzen eines Taktgenerators
WO1997005501A3 (en) Apparatus for and method of controlling and calibrating the phase of a coherent signal
JPS5592042A (en) Phase lock loop circuit
DE69209605D1 (de) Verfahren zur Erweiterung der Durchlassfrequenzbandbreite eines spannungsgesteuerten Kristalloszillators und mitverbundene Schaltung
DE4491210T1 (de) Verfahren zur Erzeugung eines Taktsignals mit Hilfe eines Phasenregelkreises und ein Phasenregelkreis
JPS57152234A (en) Large-scale integrated circuit for pll tuning

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties