ATE331987T1 - Verfahren zum speichern von daten in nichtflüchtigen speichern - Google Patents
Verfahren zum speichern von daten in nichtflüchtigen speichernInfo
- Publication number
- ATE331987T1 ATE331987T1 AT03723535T AT03723535T ATE331987T1 AT E331987 T1 ATE331987 T1 AT E331987T1 AT 03723535 T AT03723535 T AT 03723535T AT 03723535 T AT03723535 T AT 03723535T AT E331987 T1 ATE331987 T1 AT E331987T1
- Authority
- AT
- Austria
- Prior art keywords
- data
- memory
- identical copies
- read
- location
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Dram (AREA)
- Read Only Memory (AREA)
- Time Recorders, Dirve Recorders, Access Control (AREA)
- Optical Record Carriers And Manufacture Thereof (AREA)
- Photoreceptors In Electrophotography (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| NO20021792A NO315959B1 (no) | 2002-04-16 | 2002-04-16 | Fremgangsmåter til lagring av data i et ikke-flyktig minne |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE331987T1 true ATE331987T1 (de) | 2006-07-15 |
Family
ID=19913532
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT03723535T ATE331987T1 (de) | 2002-04-16 | 2003-04-10 | Verfahren zum speichern von daten in nichtflüchtigen speichern |
Country Status (14)
| Country | Link |
|---|---|
| US (1) | US6822890B2 (de) |
| EP (1) | EP1497730B1 (de) |
| JP (1) | JP2005522811A (de) |
| KR (1) | KR100603671B1 (de) |
| CN (1) | CN1329830C (de) |
| AT (1) | ATE331987T1 (de) |
| AU (1) | AU2003230468B2 (de) |
| CA (1) | CA2481492A1 (de) |
| DE (1) | DE60306510T2 (de) |
| DK (1) | DK1497730T3 (de) |
| ES (1) | ES2266812T3 (de) |
| NO (1) | NO315959B1 (de) |
| RU (1) | RU2278426C2 (de) |
| WO (1) | WO2003088041A1 (de) |
Families Citing this family (41)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7084446B2 (en) * | 2003-08-25 | 2006-08-01 | Intel Corporation | Polymer memory having a ferroelectric polymer memory material with cell sizes that are asymmetric |
| US7307529B2 (en) * | 2004-12-17 | 2007-12-11 | Impinj, Inc. | RFID tags with electronic fuses for storing component configuration data |
| US7283390B2 (en) | 2004-04-21 | 2007-10-16 | Impinj, Inc. | Hybrid non-volatile memory |
| US8111558B2 (en) | 2004-05-05 | 2012-02-07 | Synopsys, Inc. | pFET nonvolatile memory |
| JP2006209817A (ja) * | 2005-01-25 | 2006-08-10 | Oki Electric Ind Co Ltd | 半導体記憶装置およびメモリセルの救済方法 |
| CN100388230C (zh) * | 2005-04-18 | 2008-05-14 | 普立尔科技股份有限公司 | 相机程序的检测与更新方法 |
| EP1717817B8 (de) * | 2005-04-29 | 2016-05-18 | Micron Technology, Inc. | Halbleiterspeicheranordnung mit Fähigkeit zur Informationsverlusterkennung |
| US20060277367A1 (en) * | 2005-06-07 | 2006-12-07 | Faber Robert W | Speculative writeback for read destructive memory |
| US20070038805A1 (en) * | 2005-08-09 | 2007-02-15 | Texas Instruments Incorporated | High granularity redundancy for ferroelectric memories |
| US7701247B1 (en) * | 2005-10-28 | 2010-04-20 | Xilinx, Inc. | Data buffering with readout latency for single-event upset tolerant operation |
| JP4676378B2 (ja) * | 2006-05-18 | 2011-04-27 | 株式会社バッファロー | データ記憶装置およびデータ記憶方法 |
| US8122307B1 (en) | 2006-08-15 | 2012-02-21 | Synopsys, Inc. | One time programmable memory test structures and methods |
| US7653846B2 (en) * | 2006-12-28 | 2010-01-26 | Intel Corporation | Memory cell bit valve loss detection and restoration |
| JP4560072B2 (ja) * | 2007-08-30 | 2010-10-13 | 株式会社東芝 | 半導体記憶装置 |
| US7894261B1 (en) | 2008-05-22 | 2011-02-22 | Synopsys, Inc. | PFET nonvolatile memory |
| JP2010079954A (ja) * | 2008-09-24 | 2010-04-08 | Toshiba Corp | 半導体記憶装置および半導体記憶装置の駆動方法 |
| JP2010097633A (ja) * | 2008-10-14 | 2010-04-30 | Toshiba Corp | 半導体記憶装置 |
| JP4491034B1 (ja) | 2008-12-19 | 2010-06-30 | 株式会社東芝 | 不揮発性記憶デバイスを有する記憶装置 |
| CN101859548B (zh) * | 2009-04-07 | 2012-08-29 | 瑞鼎科技股份有限公司 | 时序控制器及其操作方法 |
| CN102609332A (zh) * | 2011-01-19 | 2012-07-25 | 上海华虹集成电路有限责任公司 | 智能ic卡数据防掉电保护方法 |
| CN102768631A (zh) * | 2012-06-28 | 2012-11-07 | 惠州市德赛西威汽车电子有限公司 | 一种数据保存和校验方法 |
| KR101970712B1 (ko) | 2012-08-23 | 2019-04-22 | 삼성전자주식회사 | 단말기의 데이터 이동장치 및 방법 |
| CN103794253B (zh) * | 2012-10-30 | 2017-02-08 | 北京兆易创新科技股份有限公司 | 一种Nand闪存和读取其配置信息的方法和装置 |
| US9110829B2 (en) * | 2012-11-30 | 2015-08-18 | Taiwan Semiconductor Manufacturing Co. Ltd. | MRAM smart bit write algorithm with error correction parity bits |
| JP5902137B2 (ja) * | 2013-09-24 | 2016-04-13 | 株式会社東芝 | ストレージシステム |
| US9093158B2 (en) * | 2013-12-06 | 2015-07-28 | Sandisk Technologies Inc. | Write scheme for charge trapping memory |
| DE102015211320A1 (de) * | 2015-06-19 | 2016-12-22 | Robert Bosch Gmbh | Speichereinheit zum automatischen Multiplizieren des Inhalts einer Speicherstelle, und Datennetz mit Speichereinheit |
| WO2017145530A1 (ja) * | 2016-02-22 | 2017-08-31 | 株式会社村田製作所 | 圧電デバイス |
| CN106529940A (zh) * | 2016-10-25 | 2017-03-22 | 天地融科技股份有限公司 | 一种智能卡的操作执行方法、智能卡读写系统和智能卡 |
| US10388351B2 (en) * | 2017-08-30 | 2019-08-20 | Micron Technology, Inc. | Wear leveling for random access and ferroelectric memory |
| TW201935305A (zh) * | 2018-02-02 | 2019-09-01 | 美商多佛微系統公司 | 用於後快取互鎖之系統和方法 |
| CN108897499A (zh) * | 2018-07-19 | 2018-11-27 | 江苏华存电子科技有限公司 | 一种闪存内块的类型识别方法 |
| US10817370B2 (en) | 2018-12-17 | 2020-10-27 | Gsi Technology Inc. | Self correcting memory device |
| US10825526B1 (en) | 2019-06-24 | 2020-11-03 | Sandisk Technologies Llc | Non-volatile memory with reduced data cache buffer |
| US10811082B1 (en) * | 2019-06-24 | 2020-10-20 | Sandisk Technologies Llc | Non-volatile memory with fast data cache transfer scheme |
| US10783978B1 (en) * | 2019-08-27 | 2020-09-22 | Micron Technology, Inc. | Read voltage-assisted manufacturing tests of memory sub-system |
| US11282558B2 (en) * | 2020-05-21 | 2022-03-22 | Wuxi Petabyte Technologies Co., Ltd. | Ferroelectric random-access memory with ROMFUSE area having redundant configuration wordlines |
| CN115956158A (zh) | 2020-08-24 | 2023-04-11 | 康明斯公司 | 用于将关键数据保存在电子控制模块中的系统和方法 |
| US11948653B2 (en) * | 2021-07-20 | 2024-04-02 | Avago Technologies International Sales Pte. Limited | Early error detection and automatic correction techniques for storage elements to improve reliability |
| CN114913903B (zh) * | 2022-06-27 | 2025-08-15 | 芯天下技术股份有限公司 | 闪速存储器内启动数据的读取方法、装置、设备及介质 |
| US12009047B2 (en) * | 2022-09-30 | 2024-06-11 | Advanced Micro Devices, Inc. | Systems and methods for continuous wordline monitoring |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3312873A1 (de) | 1983-04-11 | 1984-10-25 | Deutsche Fernsprecher Gesellschaft Mbh Marburg, 3550 Marburg | Verfahren zur datensicherung in speichern |
| SU1596392A1 (ru) * | 1987-10-23 | 1990-09-30 | Предприятие П/Я Х-5737 | Матричный накопитель и способ управлени записью, считыванием и стиранием информации в накопителе |
| CA2002361C (en) * | 1989-03-10 | 1993-12-21 | Robert M. Blake | Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature |
| US5343426A (en) * | 1992-06-11 | 1994-08-30 | Digital Equipment Corporation | Data formater/converter for use with solid-state disk memory using storage devices with defects |
| EP0615211B1 (de) * | 1993-03-11 | 1998-02-04 | Francotyp-Postalia Aktiengesellschaft & Co. | Verfahren zum Speichern sicherheitsrelevanter Daten |
| DE19525149A1 (de) * | 1995-07-11 | 1997-01-16 | Telefunken Microelectron | Verfahren zum selbsttätigen Erkennen und Korrigieren eines ungültigen Datensatzes und System zu seiner Durchführung |
| US5682344A (en) | 1995-09-11 | 1997-10-28 | Micron Technology, Inc. | Destructive read protection using address blocking technique |
| JP3371682B2 (ja) * | 1996-04-26 | 2003-01-27 | トヨタ自動車株式会社 | 半導体記憶装置 |
| KR100601928B1 (ko) | 1996-06-10 | 2006-10-04 | 삼성전자주식회사 | 강유전체랜덤액세서메모리의비휘발성유지장치및방법 |
| US5815431A (en) | 1997-02-19 | 1998-09-29 | Vlsi Technology, Inc. | Non-volatile digital circuits using ferroelectric capacitors |
| KR20010080369A (ko) | 1998-10-30 | 2001-08-22 | 추후제출 | 데이터를 저장하기 위한 기억 장치 및 상기 장치의 작동방법 |
| US6211710B1 (en) | 1998-12-30 | 2001-04-03 | Texas Instruments India Limited | Circuit for generating a power-up configuration pulse |
| US6201731B1 (en) | 1999-05-28 | 2001-03-13 | Celis Semiconductor Corporation | Electronic memory with disturb prevention function |
-
2002
- 2002-04-16 NO NO20021792A patent/NO315959B1/no unknown
-
2003
- 2003-04-10 RU RU2004131638/09A patent/RU2278426C2/ru not_active IP Right Cessation
- 2003-04-10 JP JP2003584917A patent/JP2005522811A/ja active Pending
- 2003-04-10 CA CA002481492A patent/CA2481492A1/en not_active Abandoned
- 2003-04-10 AT AT03723535T patent/ATE331987T1/de not_active IP Right Cessation
- 2003-04-10 CN CNB038084473A patent/CN1329830C/zh not_active Expired - Fee Related
- 2003-04-10 WO PCT/NO2003/000115 patent/WO2003088041A1/en not_active Ceased
- 2003-04-10 US US10/410,592 patent/US6822890B2/en not_active Expired - Fee Related
- 2003-04-10 ES ES03723535T patent/ES2266812T3/es not_active Expired - Lifetime
- 2003-04-10 KR KR1020047016384A patent/KR100603671B1/ko not_active Expired - Fee Related
- 2003-04-10 AU AU2003230468A patent/AU2003230468B2/en not_active Ceased
- 2003-04-10 DE DE60306510T patent/DE60306510T2/de not_active Expired - Fee Related
- 2003-04-10 DK DK03723535T patent/DK1497730T3/da active
- 2003-04-10 EP EP03723535A patent/EP1497730B1/de not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| AU2003230468A1 (en) | 2003-10-27 |
| AU2003230468B2 (en) | 2007-11-08 |
| EP1497730B1 (de) | 2006-06-28 |
| DE60306510D1 (de) | 2006-08-10 |
| HK1078959A1 (zh) | 2006-03-24 |
| CA2481492A1 (en) | 2003-10-23 |
| KR20040105870A (ko) | 2004-12-16 |
| ES2266812T3 (es) | 2007-03-01 |
| CN1329830C (zh) | 2007-08-01 |
| US6822890B2 (en) | 2004-11-23 |
| DK1497730T3 (da) | 2006-10-23 |
| EP1497730A1 (de) | 2005-01-19 |
| NO20021792D0 (no) | 2002-04-16 |
| KR100603671B1 (ko) | 2006-07-20 |
| RU2004131638A (ru) | 2005-05-27 |
| NO315959B1 (no) | 2003-11-17 |
| WO2003088041A1 (en) | 2003-10-23 |
| DE60306510T2 (de) | 2006-12-21 |
| JP2005522811A (ja) | 2005-07-28 |
| US20030218925A1 (en) | 2003-11-27 |
| CN1647045A (zh) | 2005-07-27 |
| RU2278426C2 (ru) | 2006-06-20 |
| NO20021792L (no) | 2003-10-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE331987T1 (de) | Verfahren zum speichern von daten in nichtflüchtigen speichern | |
| US10372369B2 (en) | Apparatuses and methods for single level cell caching | |
| TWI660356B (zh) | 資料儲存裝置及其操作方法 | |
| JP6140621B2 (ja) | データ記憶デバイスおよびそれを操作する方法 | |
| US10168940B2 (en) | Data storage using SLC and TLC memory banks and data maintenance method thereof | |
| JP2003196988A5 (de) | ||
| WO2010002666A3 (en) | Nand memory | |
| JP5990430B2 (ja) | Ssd(ソリッドステートドライブ)装置 | |
| US8423706B2 (en) | Apparatus and method to prevent data loss in nonvolatile memory | |
| US9747173B2 (en) | Data storage devices and data maintenance methods | |
| US20150155050A1 (en) | Data protection for unexpected power loss | |
| JP2010152514A (ja) | メモリシステム | |
| JP2013522792A (ja) | メタデータタグを介した不規則なパリティ分布の検出 | |
| JP2008033788A5 (de) | ||
| US20190095276A1 (en) | Method for Processing Data Stored in a Memory Device and a Data Storage Device Utilizing the Same | |
| US20080250188A1 (en) | Memory Controller, Nonvolatile Storage, Nonvolatile Storage System, and Memory Control Method | |
| US20170103815A1 (en) | Data Storage Device and Data Maintenance Method | |
| TW200709210A (en) | Memory controller, non-volatile memory device, non-volatile memory system, and data writing method | |
| TW200703361A (en) | Nonvolatile memory performing verify processing in sequential write | |
| US9047923B1 (en) | Fast shingled tracks recording | |
| US20170139600A1 (en) | Data storage device and data maintenance method thereof | |
| US20130286731A1 (en) | Memory device, memory control device, and memory control method | |
| JP2006277736A5 (de) | ||
| JP2009211202A (ja) | メモリシステム | |
| JP2009211216A (ja) | メモリシステムおよび管理情報の保存方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |