ATE332564T1 - Unscharf adressierbarer digitaler speicher - Google Patents

Unscharf adressierbarer digitaler speicher

Info

Publication number
ATE332564T1
ATE332564T1 AT02767715T AT02767715T ATE332564T1 AT E332564 T1 ATE332564 T1 AT E332564T1 AT 02767715 T AT02767715 T AT 02767715T AT 02767715 T AT02767715 T AT 02767715T AT E332564 T1 ATE332564 T1 AT E332564T1
Authority
AT
Austria
Prior art keywords
address
identifier
bits
unsharp
decoder
Prior art date
Application number
AT02767715T
Other languages
German (de)
English (en)
Inventor
Stephen Byram Furber
Original Assignee
Cogniscience Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cogniscience Ltd filed Critical Cogniscience Ltd
Application granted granted Critical
Publication of ATE332564T1 publication Critical patent/ATE332564T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Error Detection And Correction (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Magnetically Actuated Valves (AREA)
  • Holo Graphy (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Communication Control (AREA)
AT02767715T 2002-03-28 2002-10-14 Unscharf adressierbarer digitaler speicher ATE332564T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB0207372.4A GB0207372D0 (en) 2002-03-28 2002-03-28 Digital memory

Publications (1)

Publication Number Publication Date
ATE332564T1 true ATE332564T1 (de) 2006-07-15

Family

ID=9933933

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02767715T ATE332564T1 (de) 2002-03-28 2002-10-14 Unscharf adressierbarer digitaler speicher

Country Status (10)

Country Link
US (1) US7512572B2 (fr)
EP (1) EP1488425B1 (fr)
JP (1) JP4209335B2 (fr)
AT (1) ATE332564T1 (fr)
AU (1) AU2002330642B2 (fr)
CA (1) CA2479944C (fr)
DE (1) DE60213007T2 (fr)
ES (1) ES2268084T3 (fr)
GB (1) GB0207372D0 (fr)
WO (1) WO2003083669A2 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0524126D0 (en) * 2005-11-26 2006-01-04 Cogniscience Ltd Data transmission method
US8862854B2 (en) 2006-08-18 2014-10-14 Ramachandran Vaidyanathan Configurable decoder with applications in FPGAs
US20100114760A1 (en) * 2008-08-04 2010-05-06 Raj Sundarasen Online interactive issued account acquired transaction information management
US8473439B2 (en) 2010-12-08 2013-06-25 International Business Machines Corporation Integrate and fire electronic neurons
US8812414B2 (en) 2011-05-31 2014-08-19 International Business Machines Corporation Low-power event-driven neural computing architecture in neural networks
US8909576B2 (en) 2011-09-16 2014-12-09 International Business Machines Corporation Neuromorphic event-driven neural computing architecture in a scalable neural network
US9235499B2 (en) 2011-12-16 2016-01-12 General Electric Company System and method for identifying a character-of-interest
US8891872B2 (en) 2011-12-16 2014-11-18 General Electric Company System and method for identifying physical markings on objects
US9558443B2 (en) 2013-08-02 2017-01-31 International Business Machines Corporation Dual deterministic and stochastic neurosynaptic core circuit
EP3089080A1 (fr) * 2015-04-27 2016-11-02 Universität Zürich Tissus de routage hiérarchique et réseaux avec des structures de mémoire hétérogènes pour systèmes informatiques activés par des événements échelonnables
US10169701B2 (en) * 2015-05-26 2019-01-01 International Business Machines Corporation Neuron peripheral circuits for neuromorphic synaptic memory array based on neuron models
TWI653584B (zh) * 2017-09-15 2019-03-11 中原大學 利用非揮發性記憶體完成類神經網路訓練的方法
EP4402680A1 (fr) * 2021-09-17 2024-07-24 Hopkins, Michael Wynn Mémoire d'ordinateur

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5113507A (en) * 1988-10-20 1992-05-12 Universities Space Research Association Method and apparatus for a sparse distributed memory system
US5829009A (en) * 1993-01-07 1998-10-27 Texas Instruments Incorporated Method and device for storing and recalling information implementing a kanerva memory system
US5390139A (en) * 1993-05-28 1995-02-14 Texas Instruments Incorporated Devices, systems and methods for implementing a Kanerva memory
US5457408A (en) * 1994-11-23 1995-10-10 At&T Corp. Method and apparatus for verifying whether a bitstream received by a field programmable gate array (FPGA) is intended for that FPGA
US6037626A (en) * 1996-01-25 2000-03-14 Siemens Aktiengesellschaft Semiconductor neuron with variable input weights
US6226710B1 (en) * 1997-11-14 2001-05-01 Utmc Microelectronic Systems Inc. Content addressable memory (CAM) engine
FI107767B (fi) * 1998-05-26 2001-09-28 Nokia Mobile Phones Ltd Menetelmä ja järjestely konvoluutiodekoodauksen toteuttamiseksi
US6460112B1 (en) * 1999-02-23 2002-10-01 Netlogic Microsystems, Llc Method and apparatus for determining a longest prefix match in a content addressable memory device
US6597595B1 (en) * 2001-08-03 2003-07-22 Netlogic Microsystems, Inc. Content addressable memory with error detection signaling
US7043673B1 (en) * 2001-08-03 2006-05-09 Netlogic Microsystems, Inc. Content addressable memory with priority-biased error detection sequencing

Also Published As

Publication number Publication date
JP2005521940A (ja) 2005-07-21
ES2268084T3 (es) 2007-03-16
JP4209335B2 (ja) 2009-01-14
US20050281116A1 (en) 2005-12-22
AU2002330642A1 (en) 2003-10-13
CA2479944A1 (fr) 2003-10-09
CA2479944C (fr) 2013-04-23
DE60213007D1 (de) 2006-08-17
GB0207372D0 (en) 2002-05-08
EP1488425B1 (fr) 2006-07-05
WO2003083669A2 (fr) 2003-10-09
DE60213007T2 (de) 2007-02-08
WO2003083669A3 (fr) 2003-12-31
US7512572B2 (en) 2009-03-31
AU2002330642B2 (en) 2008-12-04
EP1488425A2 (fr) 2004-12-22

Similar Documents

Publication Publication Date Title
USRE40423E1 (en) Multiport RAM with programmable data port configuration
ATE332564T1 (de) Unscharf adressierbarer digitaler speicher
US5386523A (en) Addressing scheme for accessing a portion of a large memory space
US7136985B2 (en) Method and system for fast data access using a memory array
DE60322678D1 (de) Darstellung einer baumdatenstruktur und assoziiertes kodierungs-/dekodierungsverfahren
TW200710667A (en) Identifying and accessing individual memory devices in a memory channel
CN103106923A (zh) 存储器装置架构和操作
KR20020091932A (ko) 선택적 배속동작 모드를 갖는 불휘발성 반도체 메모리 장치
US7848133B2 (en) Phase change memory with bipolar junction transistor select device
JP2005190543A5 (fr)
JP2008165972A (ja) フラッシュメモリ装置を制御するメモリ制御器を含むメモリシステム、およびそのメモリシステムにおいてアドレスデータをスクランブルする方法
US20060294293A1 (en) Versatile RAM for a programmable logic device
JPS6313278B2 (fr)
US6807610B2 (en) Method and apparatus for virtually partitioning an integrated multilevel nonvolatile memory circuit
KR20070116896A (ko) Ｙ먹스 분할 방식
EP1647027B1 (fr) Selection de puce programmable
KR970051327A (ko) 데이타 기억 영역의 속성 데이타를 기억하는 속성 데이타 영역과 데이타 기억 영역을 갖는 비휘발성메모리
US9406364B2 (en) Codec to reduce simultaneously switching outputs
US11100267B1 (en) Multi dimensional memory compression using bytewide write enable
US20050180240A1 (en) Method and system for fast memory access
TW200731126A (en) System and method for memory array access with fast address decoder
US6587373B2 (en) Multilevel cell memory architecture
US9384823B2 (en) SRAM array comprising multiple cell cores
US11494298B2 (en) One-time programmable memory device and fault tolerance method thereof
US7760577B1 (en) Programmable power down scheme for embedded memory block

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties