ATE336826T1 - Filterverfahren in einer digitalen phasenregelschleife - Google Patents

Filterverfahren in einer digitalen phasenregelschleife

Info

Publication number
ATE336826T1
ATE336826T1 AT01903571T AT01903571T ATE336826T1 AT E336826 T1 ATE336826 T1 AT E336826T1 AT 01903571 T AT01903571 T AT 01903571T AT 01903571 T AT01903571 T AT 01903571T AT E336826 T1 ATE336826 T1 AT E336826T1
Authority
AT
Austria
Prior art keywords
phase difference
difference value
local recovery
recovery clock
ideal
Prior art date
Application number
AT01903571T
Other languages
English (en)
Inventor
Tingbo He
Original Assignee
Huawei Tech Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Tech Co Ltd filed Critical Huawei Tech Co Ltd
Application granted granted Critical
Publication of ATE336826T1 publication Critical patent/ATE336826T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
AT01903571T 2000-01-27 2001-01-20 Filterverfahren in einer digitalen phasenregelschleife ATE336826T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN00101582.6A CN1307406A (zh) 2000-01-27 2000-01-27 数字锁相环的滤波方法

Publications (1)

Publication Number Publication Date
ATE336826T1 true ATE336826T1 (de) 2006-09-15

Family

ID=4576075

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01903571T ATE336826T1 (de) 2000-01-27 2001-01-20 Filterverfahren in einer digitalen phasenregelschleife

Country Status (9)

Country Link
US (1) US6819730B2 (de)
EP (1) EP1253719B1 (de)
CN (1) CN1307406A (de)
AT (1) ATE336826T1 (de)
AU (1) AU2001231482A1 (de)
BR (1) BR0107891A (de)
CA (1) CA2398596C (de)
DE (1) DE60122287D1 (de)
WO (1) WO2001059931A1 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI220843B (en) * 2002-04-01 2004-09-01 Mstar Semiconductor Inc Apparatus and method of clock recovery for sampling analog signals
US7184508B2 (en) * 2002-12-23 2007-02-27 Sun Microsystems, Inc. Capturing data and crossing clock domains in the absence of a free-running source clock
GB2398942A (en) * 2002-12-30 2004-09-01 Nokia Corp Phase locked loop with delay circuit
US6774732B1 (en) * 2003-02-14 2004-08-10 Motorola, Inc. System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-PI slip detection
KR100493106B1 (ko) * 2003-05-21 2005-06-02 삼성전자주식회사 디브이비 비동기 방식의 디지털 방송 수신기의 비동기전송 스트림 수신장치 및 그의 비동기 전송 스트림 전송방법
GB2409383B (en) * 2003-12-17 2006-06-21 Wolfson Ltd Clock synchroniser
GB2413043B (en) * 2004-04-06 2006-11-15 Wolfson Ltd Clock synchroniser and clock and data recovery apparatus and method
CN100481728C (zh) * 2004-07-05 2009-04-22 友达光电股份有限公司 低电压差动信号的时脉数据回复装置及其方法
TWI281789B (en) * 2004-12-10 2007-05-21 Via Tech Inc Phase lock loop device
US7646836B1 (en) * 2005-03-01 2010-01-12 Network Equipment Technologies, Inc. Dynamic clock rate matching across an asynchronous network
US7224638B1 (en) 2005-12-15 2007-05-29 Sun Microsystems, Inc. Reliability clock domain crossing
US7627065B2 (en) * 2005-12-21 2009-12-01 Sun Microsystems, Inc. Generating a clock crossing signal based on clock ratios
WO2007114944A2 (en) 2006-04-04 2007-10-11 Rambus, Inc. Phase control block for managing multiple clock domains in systems with frequency offsets
CN100464503C (zh) * 2006-09-12 2009-02-25 威盛电子股份有限公司 时脉信号调整方法与装置
CN101083523B (zh) * 2007-07-27 2010-08-11 华南理工大学 一种实现集成时间戳时钟同步锁相环的方法及装置
KR100994128B1 (ko) * 2008-09-23 2010-11-15 한국전자통신연구원 고정밀 네트워크 동기를 위한 타임 스탬핑 방법 및 장치
WO2011065441A1 (ja) * 2009-11-25 2011-06-03 シンフォニアテクノロジー株式会社 制振装置及びこれを備えた車両
TWI435596B (zh) * 2010-07-06 2014-04-21 Realtek Semiconductor Corp 應用於網路裝置之主從決定裝置及主從決定方法
US8959469B2 (en) * 2012-02-09 2015-02-17 Altera Corporation Configuring a programmable device using high-level language
US9052900B2 (en) 2013-01-29 2015-06-09 Oracle International Corporation Serdes fast retrain method upon exiting power saving mode
US20180186546A1 (en) * 2016-12-29 2018-07-05 Dow Global Technologies Llc Packaging with Three-Dimensional Loop Material
CN107707263A (zh) * 2017-08-04 2018-02-16 上海航天电子有限公司 适应宽范围码率通用型一体化遥测地面检测设备

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3992580A (en) * 1975-04-24 1976-11-16 The United States Of America As Represented By The Secretary Of The Army Discrete control correction for synchronizing digital networks
CA1262173A (en) * 1986-05-29 1989-10-03 James Angus Mceachern Synchronization of asynchronous data signals
US4941156A (en) * 1987-05-19 1990-07-10 Crystal Semiconductor Linear jitter attenuator
US5033064A (en) * 1988-12-09 1991-07-16 Transwitch Corporation Clock dejitter circuit for regenerating DS1 signal
US4942593A (en) * 1989-03-16 1990-07-17 Dallas Semiconductor Corporation Telecommunications interface with improved jitter reporting
JPH03157018A (ja) 1989-08-10 1991-07-05 Mitsubishi Electric Corp 周波数シンセサイザ
US5036294A (en) * 1990-12-03 1991-07-30 Motorola Inc. Phase locked loop having low-frequency jitter compensation
US5638411A (en) * 1991-05-23 1997-06-10 Mitsubishi Denki Kabushiki Kaisha Stuff bit synchronization system
JP2776098B2 (ja) * 1991-11-27 1998-07-16 松下電器産業株式会社 クロック再生回路および時間軸誤差補正装置
US5402452A (en) * 1992-08-25 1995-03-28 Alcatel Network Systems, Inc. Incremental phase smoothing desynchronizer and calculation apparatus
KR100312623B1 (ko) * 1993-02-26 2001-12-28 이데이 노부유끼 액티브필터회로장치
FR2709623B1 (fr) * 1993-08-31 1995-11-17 Sgs Thomson Microelectronics Filtre de boucle à verrouillage de phase numérique.
DE4336239A1 (de) * 1993-10-23 1995-04-27 Sel Alcatel Ag Schaltungsanordnung für einen Taktgenerator
US5633898A (en) * 1993-12-22 1997-05-27 Matsushita Electric Industrial Co., Ltd. Automatic frequency control apparatus for FSK receiver and FSK receiver including the same
SE517602C2 (sv) * 1995-10-20 2002-06-25 Ericsson Telefon Ab L M Fastlåst loop
US5793824A (en) * 1996-04-30 1998-08-11 Adtran, Inc. Digital phase locked loop having adaptive bandwidth for pulse stuffing synchronized digital communication system
US5745011A (en) 1996-06-05 1998-04-28 Cypress Semiconductor Corporation Data recovery phase locked loop
US5898744A (en) * 1996-10-07 1999-04-27 Motorola, Inc. Apparatus and method for clock recovery in a communication system
KR100214020B1 (ko) * 1997-05-10 1999-08-02 김영환 가변프레임 구조를 가지는 디지털 통신시스템에서의 다중화 및 역다중화장치
JP3419345B2 (ja) * 1999-05-28 2003-06-23 日本電気株式会社 パルススタッフ同期方式における低次群信号のクロック再生方法および回路

Also Published As

Publication number Publication date
EP1253719A1 (de) 2002-10-30
EP1253719A4 (de) 2004-10-20
WO2001059931A1 (fr) 2001-08-16
EP1253719B1 (de) 2006-08-16
DE60122287D1 (de) 2006-09-28
CA2398596A1 (en) 2001-08-16
CN1307406A (zh) 2001-08-08
AU2001231482A1 (en) 2001-08-20
US6819730B2 (en) 2004-11-16
BR0107891A (pt) 2002-11-19
CA2398596C (en) 2008-04-15
US20030021371A1 (en) 2003-01-30

Similar Documents

Publication Publication Date Title
ATE336826T1 (de) Filterverfahren in einer digitalen phasenregelschleife
EP1499046A3 (de) Hochgenaues Taktgeneratorsystem und Taktgeneratorverfahren
US6411145B1 (en) Feedback control of clock duty cycle
KR0178750B1 (ko) 전-디지탈 심볼타이밍 복구장치
DE60334032D1 (de) Analog/digitales dll
ATE128254T1 (de) Digitale taktpufferschaltung mit regelbarer verzögerung.
ATE381150T1 (de) Rauschformungsschaltungen und verfahren mit r ckkopplungslenk berlastkompensation und systeme damit
EP1283597A3 (de) Taktschaltung fähig zur Unterdrückung der Phasenverschiebung während einer Umschaltung von Aktiventakt bis Bereitschaftstakt
WO2003065584A3 (en) Dual bandwidth phase lock loop filters for multimode radios
DE69431893D1 (de) Übertragungssystem mit Empfänger mit verbesserten Taktmitteln
WO2003017553A3 (en) Apparatus and method for controlling adaptive circuits
KR920003758A (ko) 수신기 시스템
ATE426952T1 (de) Fruh-spat synchronisiereinrichtung mit verringertem zeit-jitter
MXPA03007825A (es) Aparato y metodo para ajustar la frecuencia de filtro en relacion a frecuencia de muestreo.
US20050013396A1 (en) Digital clock recovery circuit employing fixed clock oscillator driving fractional delay line
WO2002047270A3 (de) Phasenregelschleife zur rückgewinnung eines taktsignals aus einem datensignal
WO2006071508A3 (en) Circuit and method for dynamically adjusting a filter bandwidth
CN104375426B (zh) 一种片内信号间的相位信息处理和延迟控制电路
AU2001290445A1 (en) An arrangement for capturing data
EP0380946A3 (de) Verfahren zur Überwachung der Regelfähigkeit eines Phasenregelkreises
TW428393B (en) Flexible clock and data recovery module for a DWDM optical communication system usable with multiple clock rates
ATE363160T1 (de) Verfahren zum korrigieren der frequenzfehler
CN100550665C (zh) 用于扩频系统中的智能代码跟踪的系统和方法
KR102100220B1 (ko) 고해상도 펄스 신호 생성 회로
JP2011086099A (ja) 移動体の移動経路データの生成方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties