ATE341792T1 - Regionalzeitmultiplexiertes emulationssystem - Google Patents

Regionalzeitmultiplexiertes emulationssystem

Info

Publication number
ATE341792T1
ATE341792T1 AT00910073T AT00910073T ATE341792T1 AT E341792 T1 ATE341792 T1 AT E341792T1 AT 00910073 T AT00910073 T AT 00910073T AT 00910073 T AT00910073 T AT 00910073T AT E341792 T1 ATE341792 T1 AT E341792T1
Authority
AT
Austria
Prior art keywords
clock
time multiplexed
emulation system
reconfigurable logic
reconfigurable
Prior art date
Application number
AT00910073T
Other languages
English (en)
Inventor
Frederic Reblewski
Olivier Lepape
Jean Barbier
Original Assignee
Mentor Graphics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=23601577&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ATE341792(T1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Mentor Graphics Corp filed Critical Mentor Graphics Corp
Application granted granted Critical
Publication of ATE341792T1 publication Critical patent/ATE341792T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Debugging And Monitoring (AREA)
AT00910073T 1999-09-24 2000-02-02 Regionalzeitmultiplexiertes emulationssystem ATE341792T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/404,920 US6947882B1 (en) 1999-09-24 1999-09-24 Regionally time multiplexed emulation system

Publications (1)

Publication Number Publication Date
ATE341792T1 true ATE341792T1 (de) 2006-10-15

Family

ID=23601577

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00910073T ATE341792T1 (de) 1999-09-24 2000-02-02 Regionalzeitmultiplexiertes emulationssystem

Country Status (8)

Country Link
US (2) US6947882B1 (de)
EP (1) EP1116141B1 (de)
JP (2) JP3592639B2 (de)
AT (1) ATE341792T1 (de)
AU (1) AU3222400A (de)
CA (1) CA2359048C (de)
DE (1) DE60031081T2 (de)
WO (1) WO2001024066A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7379859B2 (en) 2001-04-24 2008-05-27 Mentor Graphics Corporation Emulator with switching network connections
US7042248B1 (en) * 2003-06-03 2006-05-09 Altera Corporation Dedicated crossbar and barrel shifter block on programmable logic resources
US7698118B2 (en) * 2004-04-15 2010-04-13 Mentor Graphics Corporation Logic design modeling and interconnection
US7224184B1 (en) * 2004-11-05 2007-05-29 Xilinx, Inc. High bandwidth reconfigurable on-chip network for reconfigurable systems
US7353162B2 (en) * 2005-02-11 2008-04-01 S2C, Inc. Scalable reconfigurable prototyping system and method
US7768301B2 (en) * 2006-01-17 2010-08-03 Abound Logic, S.A.S. Reconfigurable integrated circuits with scalable architecture including a plurality of special function elements
US7274215B2 (en) 2006-01-17 2007-09-25 M2000 Sa. Reconfigurable integrated circuits with scalable architecture including one or more adders
WO2007096376A1 (en) * 2006-02-21 2007-08-30 Mentor Graphics Corporation Communication scheme between programmable sub-cores in an emulation environment
WO2007095996A1 (en) * 2006-02-23 2007-08-30 Mentor Graphics Corp. Cross-bar switching in an emulation environment
US8082526B2 (en) * 2006-03-08 2011-12-20 Altera Corporation Dedicated crossbar and barrel shifter block on programmable logic resources
KR100873956B1 (ko) * 2006-08-17 2008-12-15 삼성전자주식회사 에뮬레이션 시스템
US8229725B1 (en) 2008-09-29 2012-07-24 Xilinx, Inc. Method and apparatus for modeling processor-based circuit models
TWI450118B (zh) * 2010-11-02 2014-08-21 Global Unichip Corp 混合的電子設計系統及其可重組連接矩陣
EP2871589B1 (de) 2013-11-08 2019-06-26 Synopsys, Inc. Verfahren und System zur Erzeugung einer Schaltungsbeschreibung für ein feldprogrammierbares Gate-Array mit mehreren Matrizen
US9904749B2 (en) * 2014-02-13 2018-02-27 Synopsys, Inc. Configurable FPGA sockets
EP4097623A1 (de) * 2020-01-31 2022-12-07 Synopsys, Inc. System und verfahren zum erfassen von hardware-emulationsdaten
US12353809B2 (en) * 2021-12-21 2025-07-08 Synopsys, Inc. Transformations for multicycle path prediction of clock signals

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US536319A (en) * 1895-03-26 wisse
US4642487A (en) 1984-09-26 1987-02-10 Xilinx, Inc. Special interconnect for configurable logic array
US4706216A (en) 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
ATE265712T1 (de) 1988-10-05 2004-05-15 Quickturn Design Systems Inc Verfahren zur verwendung einer elektronisch wiederkonfigurierbaren gatterfeld-logik und dadurch hergestelltes gerät
US5140193A (en) * 1990-03-27 1992-08-18 Xilinx, Inc. Programmable connector for programmable logic device
JP2966071B2 (ja) 1990-09-29 1999-10-25 株式会社東芝 単位遅延多重化論理要素及びこの論理要素を用いた論理シミュレータ
US5363319A (en) * 1990-09-29 1994-11-08 Kabushiki Kaisha Toshiba Logic simulator
WO1994006210A1 (en) 1992-08-28 1994-03-17 Prabhakar Goel Multichip ic design using tdm
US5596742A (en) 1993-04-02 1997-01-21 Massachusetts Institute Of Technology Virtual interconnections for reconfigurable logic systems
EP0665998A4 (de) * 1993-08-03 1996-06-12 Xilinx Inc Fpga-schaltkreis mit mikroprozessor.
US5761484A (en) 1994-04-01 1998-06-02 Massachusetts Institute Of Technology Virtual interconnections for reconfigurable logic systems
US5920712A (en) 1994-05-13 1999-07-06 Quickturn Design Systems, Inc. Emulation system having multiple emulator clock cycles per emulated clock cycle
JPH0830653A (ja) 1994-07-19 1996-02-02 Hitachi Ltd 論理シミュレーション装置とその制御方法
WO1996013902A1 (en) 1994-11-01 1996-05-09 Virtual Machine Works, Inc. Programmable multiplexing input/output port
US5659716A (en) 1994-11-23 1997-08-19 Virtual Machine Works, Inc. Pipe-lined static router and scheduler for configurable logic system performing simultaneous communications and computation
US5649176A (en) 1995-08-10 1997-07-15 Virtual Machine Works, Inc. Transition analysis and circuit resynthesis method and device for digital circuit modeling
US5701441A (en) * 1995-08-18 1997-12-23 Xilinx, Inc. Computer-implemented method of optimizing a design in a time multiplexed programmable logic device
US5574388A (en) 1995-10-13 1996-11-12 Mentor Graphics Corporation Emulation system having a scalable multi-level multi-stage programmable interconnect network
US5777489A (en) 1995-10-13 1998-07-07 Mentor Graphics Corporation Field programmable gate array with integrated debugging facilities
US5854752A (en) 1996-01-19 1998-12-29 Ikos Systems, Inc. Circuit partitioning technique for use with multiplexed inter-connections
US5943490A (en) * 1997-05-30 1999-08-24 Quickturn Design Systems, Inc. Distributed logic analyzer for use in a hardware logic emulation system
US5960191A (en) * 1997-05-30 1999-09-28 Quickturn Design Systems, Inc. Emulation system with time-multiplexed interconnect
JPH1173440A (ja) 1997-08-28 1999-03-16 Mitsubishi Electric Corp エミュレーション装置
US6094064A (en) * 1998-07-23 2000-07-25 Altera Corporation Programmable logic device incorporating and input/output overflow bus

Also Published As

Publication number Publication date
DE60031081D1 (de) 2006-11-16
WO2001024066A1 (en) 2001-04-05
DE60031081T2 (de) 2007-01-25
US7098688B2 (en) 2006-08-29
JP3592639B2 (ja) 2004-11-24
US20040075469A1 (en) 2004-04-22
CA2359048A1 (en) 2001-04-05
CA2359048C (en) 2004-06-29
JP3903049B2 (ja) 2007-04-11
JP2002538540A (ja) 2002-11-12
US6947882B1 (en) 2005-09-20
EP1116141A1 (de) 2001-07-18
JP2005051751A (ja) 2005-02-24
AU3222400A (en) 2001-04-30
EP1116141B1 (de) 2006-10-04

Similar Documents

Publication Publication Date Title
DE60031081D1 (de) Regionalzeitmultiplexiertes emulationssystem
ATE225058T1 (de) Emulationssytem mit zeitmultiplexverbindung
AU2757800A (en) A reconfigurable integrated circuit with integrated debugging facilities for usein an emulation system
ATE278986T1 (de) Verteilter logik-analysator für ein hardware- logikemulationssystem
NO20025921L (no) Fordeler modul for bruk i telekommunikasjons- og datasystemteknikk
FI946198A7 (fi) Demultipleksipiiri, multipleksipiiri, viivepiiri ja kelloa kertova piiri
DE69616463D1 (de) Datenprozessor mit eingebauter Emulationsschaltung
DE69616917D1 (de) Datenprozessor mit eingebauter Emulationsschaltung
DE69616462D1 (de) Datenprozessor mit eingebauter Emulationsschaltung
WO2001061525A3 (en) Reconfigurable logic for a computer
DE60043632D1 (de) Rekonfigurierbarer Add/drop-Multiplexer für Faserkommunikationssysteme
WO2005038571A3 (en) Data processing system having a serial data controller
DE69809432D1 (de) Isochrone puffer für mmx-ausgerüstete mikroprozessoren
DE69634227D1 (de) Emulationssystem mit emulierten Mehrtaktzyklen pro Emulation-Taktzyklus und Signalweglenkung
FR2804053B1 (fr) Systeme de simulation tactile
SE9801115D0 (sv) Electrical device
EE9900277A (et) Andmesisestusseade
WO2002086723A3 (en) Emulator with switching network connections
DE69832077D1 (de) Leiterplattenanordnung
DE69939291D1 (de) Eingangsschaltung
KR970004577A (ko) 에이.엠.아이(ami) 제어통신을 수행하기 위한 인터페이스회로
WO2001031516A3 (en) An emulation system having a efficient emulation signal routing architecture
DE69820925D1 (de) Takteingangsschaltung
ATE240008T1 (de) Skalierung eines emulation-systems
CA2302020A1 (en) Interface circuit for full-custom and semi-custom clock domains

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties