ATE343252T1 - Analog-digital-wandler anordnung und methode - Google Patents
Analog-digital-wandler anordnung und methodeInfo
- Publication number
- ATE343252T1 ATE343252T1 AT02291255T AT02291255T ATE343252T1 AT E343252 T1 ATE343252 T1 AT E343252T1 AT 02291255 T AT02291255 T AT 02291255T AT 02291255 T AT02291255 T AT 02291255T AT E343252 T1 ATE343252 T1 AT E343252T1
- Authority
- AT
- Austria
- Prior art keywords
- sigma
- digital
- delta
- analog
- delta analog
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
- H03M3/466—Multiplexed conversion systems
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/402—Arrangements specific to bandpass modulators
- H03M3/41—Arrangements specific to bandpass modulators combined with modulation to or demodulation from the carrier
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP02291255A EP1365515B1 (de) | 2002-05-22 | 2002-05-22 | Analog-Digital-Wandler Anordnung und Methode |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE343252T1 true ATE343252T1 (de) | 2006-11-15 |
Family
ID=29286237
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT02291255T ATE343252T1 (de) | 2002-05-22 | 2002-05-22 | Analog-digital-wandler anordnung und methode |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7190293B2 (de) |
| EP (1) | EP1365515B1 (de) |
| AT (1) | ATE343252T1 (de) |
| AU (1) | AU2003236682A1 (de) |
| DE (1) | DE60215463T2 (de) |
| WO (1) | WO2003098808A1 (de) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8036625B1 (en) | 2006-07-11 | 2011-10-11 | Marvell International Ltd. | Method and apparatus for mixing a signal |
| US7295141B1 (en) * | 2006-07-17 | 2007-11-13 | Fortemedia, Inc. | Method for mixing signals with an analog-to-digital converter |
| DE102006054776B4 (de) * | 2006-11-17 | 2010-03-18 | Ihp Gmbh - Innovations For High Performance Microelectronics / Leibniz-Institut Für Innovative Mikroelektronik | Vorrichtung und Verfahren für die Sigma-Delta-Modulation |
| DE102006055577B4 (de) * | 2006-11-21 | 2014-03-20 | Ihp Gmbh - Innovations For High Performance Microelectronics / Leibniz-Institut Für Innovative Mikroelektronik | Sigma-Delta-Modulator mit Rückkopplung für Leistungsverstärker |
| US8457578B2 (en) * | 2008-12-30 | 2013-06-04 | Qualcomm Incorporated | Discrete time receiver |
| US9419637B1 (en) | 2010-01-05 | 2016-08-16 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
| US9130584B1 (en) * | 2010-01-05 | 2015-09-08 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
| US9654128B2 (en) | 2010-01-05 | 2017-05-16 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
| US9621175B2 (en) | 2015-02-11 | 2017-04-11 | Syntropy Systems, Llc | Sampling/quantization converters |
| US10203807B2 (en) | 2017-03-20 | 2019-02-12 | Microsoft Technology Licensing, Llc | Method for sampling output from a grid based digitizer sensor |
| CN117335807A (zh) * | 2022-06-24 | 2024-01-02 | 芯海科技(深圳)股份有限公司 | 一种模数转换电路、控制方法、芯片及电子设备 |
| CN117519423B (zh) * | 2024-01-08 | 2024-03-19 | 成都威频通讯技术有限公司 | 基于zynq的信噪比与带宽可控单音信号产生器及方法 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB8912780D0 (en) * | 1989-06-02 | 1989-07-19 | Gen Electric Co Plc | Analogue to digital converters |
| JP3104108B2 (ja) * | 1992-09-07 | 2000-10-30 | ソニー株式会社 | アナログ/デジタルコンバータ |
| CH689471A5 (de) * | 1994-05-05 | 1999-04-30 | Landis & Gyr Tech Innovat | Anordnung zum Summieren von Produkten zweier gleichen oder unterschiedlichen Signale. |
| US5821782A (en) * | 1995-12-18 | 1998-10-13 | Lucent Technologies Inc. | Frequency synthesis using a remodulator |
| JP3175580B2 (ja) * | 1996-03-14 | 2001-06-11 | 日本電気株式会社 | 直交位相変調器の調整装置 |
| JP3371681B2 (ja) * | 1996-04-23 | 2003-01-27 | ソニー株式会社 | 信号処理装置 |
| US6275540B1 (en) * | 1997-10-01 | 2001-08-14 | Motorola, Inc. | Selective call receiver having an apparatus for modifying an analog signal to a digital signal and method therefor |
| SE514795C2 (sv) * | 1997-10-03 | 2001-04-23 | Ericsson Telefon Ab L M | Anordning och förfarande för upp- och nedkonvertering |
| US6121910A (en) * | 1998-07-17 | 2000-09-19 | The Trustees Of Columbia University In The City Of New York | Frequency translating sigma-delta modulator |
| US6683905B1 (en) * | 2000-04-17 | 2004-01-27 | Rf Micro Devices, Inc. | Dual-mode receiver |
| GB2364188A (en) * | 2000-06-28 | 2002-01-16 | Motorola Inc | Multi-path sigma delta modulator |
| US6690748B2 (en) * | 2001-07-06 | 2004-02-10 | Motorola, Inc. | Receiver with improved digital intermediate to base band demodulator |
-
2002
- 2002-05-22 AT AT02291255T patent/ATE343252T1/de not_active IP Right Cessation
- 2002-05-22 EP EP02291255A patent/EP1365515B1/de not_active Expired - Lifetime
- 2002-05-22 DE DE60215463T patent/DE60215463T2/de not_active Expired - Lifetime
-
2003
- 2003-05-19 WO PCT/EP2003/005266 patent/WO2003098808A1/en not_active Ceased
- 2003-05-19 AU AU2003236682A patent/AU2003236682A1/en not_active Abandoned
- 2003-05-19 US US10/515,561 patent/US7190293B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE60215463D1 (de) | 2006-11-30 |
| US20060145900A1 (en) | 2006-07-06 |
| AU2003236682A1 (en) | 2003-12-02 |
| WO2003098808A1 (en) | 2003-11-27 |
| US7190293B2 (en) | 2007-03-13 |
| EP1365515A1 (de) | 2003-11-26 |
| EP1365515B1 (de) | 2006-10-18 |
| DE60215463T2 (de) | 2007-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE343252T1 (de) | Analog-digital-wandler anordnung und methode | |
| US6525682B2 (en) | Photonic parallel analog-to-digital converter | |
| JP4897825B2 (ja) | 最適内蔵フィルタ関数を有するフィードフォワードシグマ−デルタad変換器 | |
| US7023267B2 (en) | Switching power amplifier using a frequency translating delta sigma modulator | |
| US8542773B2 (en) | Digital RF converter, digital RF modulator and transmitter including the same | |
| NO996283L (no) | Multimodusrettmottaker | |
| BE895656A (fr) | Modulateur delta-sigma utilisant des capacitances commutees | |
| JP2009505571A5 (de) | ||
| Contaldo et al. | A 2.4-GHz BAW-based transceiver for wireless body area networks | |
| JP2006041993A (ja) | A/d変換回路を内蔵した半導体集積回路および通信用半導体集積回路 | |
| CN1150694C (zh) | 包括窄带宽信号的过采样和直流偏移补偿的调制系统与方法 | |
| DE60101934D1 (de) | Ausgleich von fehlanpassungen in quadraturvorrichtungen | |
| US20080158035A1 (en) | Clock signal generating device and analog-digital conversion device | |
| KR101840292B1 (ko) | 모뎀과 알에프칩 사이 인터페이스를 제공하는 장치 및 방법 | |
| EP1349284A3 (de) | Vorrichtung und Verfahren zur Digital-Analog-Wandlung | |
| Galdi et al. | 40 MHz IF 1 MHz bandwidth two-path bandpass ΣΔ modulator with 72 dB DR consuming 16 mW | |
| US6677876B1 (en) | Differential sigma-delta DAC with dynamic spectral shaping | |
| US7403151B2 (en) | Switch control circuit, ΔΣ modulation circuit, and ΔΣ modulation AD converter | |
| KR100457175B1 (ko) | 직교 변조 송신기 | |
| US7880656B2 (en) | RF chip including shared converter and transceiver including the RF chip | |
| TW200513042A (en) | Apparatus for sampling a plurality of analog signals | |
| Xu et al. | Dual-mode 10MHz BW 4.8/6.3 mW reconfigurable lowpass/complex bandpass CT ΣΔ modulator with 65.8/74.2 dB DR for a zero/low-IF SDR receiver | |
| JP2005244993A5 (de) | ||
| JP4541060B2 (ja) | A/d変換回路を内蔵した半導体集積回路および通信用半導体集積回路 | |
| SE0301824D0 (sv) | Adjacent channel rejection device, receiving apparatus and method of operating a receiving apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |