ATE344550T1 - Architektur für wählbare taktung - Google Patents

Architektur für wählbare taktung

Info

Publication number
ATE344550T1
ATE344550T1 AT03746561T AT03746561T ATE344550T1 AT E344550 T1 ATE344550 T1 AT E344550T1 AT 03746561 T AT03746561 T AT 03746561T AT 03746561 T AT03746561 T AT 03746561T AT E344550 T1 ATE344550 T1 AT E344550T1
Authority
AT
Austria
Prior art keywords
architecture
clock signal
conversion circuit
selectable clocking
clocking
Prior art date
Application number
AT03746561T
Other languages
English (en)
Inventor
Thomas Fagerhoej
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE344550T1 publication Critical patent/ATE344550T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Optical Communication System (AREA)
  • Electric Clocks (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
  • Jellies, Jams, And Syrups (AREA)
AT03746561T 2002-04-05 2003-03-27 Architektur für wählbare taktung ATE344550T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/117,702 US6925575B2 (en) 2002-04-05 2002-04-05 Selectable clocking synchronization of a parallel-to-serial converter and memory

Publications (1)

Publication Number Publication Date
ATE344550T1 true ATE344550T1 (de) 2006-11-15

Family

ID=28674262

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03746561T ATE344550T1 (de) 2002-04-05 2003-03-27 Architektur für wählbare taktung

Country Status (10)

Country Link
US (1) US6925575B2 (de)
EP (1) EP1493233B1 (de)
JP (1) JP4156529B2 (de)
CN (1) CN1659786A (de)
AT (1) ATE344550T1 (de)
AU (1) AU2003226122A1 (de)
CA (1) CA2480222C (de)
DE (1) DE60309459T2 (de)
TW (1) TWI223506B (de)
WO (1) WO2003088500A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7151813B2 (en) 2002-07-17 2006-12-19 Intel Corporation Techniques to reduce transmitted jitter
US8699886B2 (en) * 2005-11-23 2014-04-15 Ciena Corporation Externally synchronized optical transport network systems and associated methods
US7656323B2 (en) * 2007-05-31 2010-02-02 Altera Corporation Apparatus for all-digital serializer-de-serializer and associated methods
US8406258B1 (en) * 2010-04-01 2013-03-26 Altera Corporation Apparatus and methods for low-jitter transceiver clocking
CN103051440B (zh) * 2012-12-21 2015-09-30 北京邮电大学 一种16:66路信号变换及并行同步检测方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5369376A (en) * 1991-11-29 1994-11-29 Standard Microsystems, Inc. Programmable phase locked loop circuit and method of programming same
FR2693860B1 (fr) 1992-07-20 1994-09-09 Majos Jacques Convertisseur parallèle-série.
US5319339A (en) * 1993-03-08 1994-06-07 The United States Of America As Represented By The Secretary Of The Army Tubular structure having transverse magnetic field with gradient
US5563594A (en) * 1994-08-31 1996-10-08 Motorola Circuit and method of timing data transfers
US5896391A (en) * 1996-12-19 1999-04-20 Northern Telecom Limited Forward error correction assisted receiver optimization
US6188286B1 (en) * 1999-03-30 2001-02-13 Infineon Technologies North America Corp. Method and system for synchronizing multiple subsystems using one voltage-controlled oscillator
JP2001007698A (ja) * 1999-06-25 2001-01-12 Mitsubishi Electric Corp データｐｌｌ回路
JP2001056939A (ja) * 1999-08-19 2001-02-27 Sony Corp 情報再生装置及び方法
WO2001054283A1 (en) * 2000-01-17 2001-07-26 Fujitsu Limited Pll circuit
US6690240B2 (en) * 2002-01-10 2004-02-10 Cirrus Logic, Inc. Low-jitter loop filter for a phase-locked loop system

Also Published As

Publication number Publication date
TW200306086A (en) 2003-11-01
EP1493233B1 (de) 2006-11-02
CA2480222C (en) 2007-11-13
DE60309459D1 (de) 2006-12-14
JP4156529B2 (ja) 2008-09-24
CN1659786A (zh) 2005-08-24
US6925575B2 (en) 2005-08-02
EP1493233A1 (de) 2005-01-05
US20030190003A1 (en) 2003-10-09
AU2003226122A1 (en) 2003-10-27
WO2003088500A1 (en) 2003-10-23
DE60309459T2 (de) 2007-08-30
JP2005522799A (ja) 2005-07-28
CA2480222A1 (en) 2003-10-23
TWI223506B (en) 2004-11-01

Similar Documents

Publication Publication Date Title
ATE348455T1 (de) Fifo als übergang von taktregionen
ATE444555T1 (de) Festphasentakt und strobe-signale in verketteten chips
TW367501B (en) Synchronous semiconductor memory device
DE60216811D1 (de) Störungsfreie taktauswahlschaltung
GB0227503D0 (en) Devices,systems and methods for obtaining timing information and ranging
TW368653B (en) Synchronized semiconductor memory device for reducing the power consumption during standby
TW200611276A (en) De-coupled memory access system and method
EP0618585A3 (de) Mit einem externen Taktsignal synchronisierte Halbleiterspeicheranordnung zum Ausgeben von Datenbits durch eine kleine Anzahl von Datenleitungen.
TWI264004B (en) Semiconductor integrated circuit device
TW353176B (en) A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor
TWI256542B (en) Data latch time control method and device
TW200615975A (en) Data output circuit of memory device
TW200511314A (en) Synchronous memory device having advanced data align circuit
GB2323187B (en) Data processing circuit using both edges of a clock signal
TW200506965A (en) Data input unit of synchronous semiconductor memory device, and data input method using the same
ATE344550T1 (de) Architektur für wählbare taktung
ATE419687T1 (de) Techniken zur taktsignalerzeugung
TW374170B (en) Clock-synchronized input circuit and semiconductor memory device that utilizes same
DE602005001266D1 (de) Speicherbaustein mit mehrfunktions-strobe-anschlüssen
DE60118796D1 (de) Digitale fahrzeughupe
TW200637149A (en) Clock converting device and testing device
DE59907120D1 (de) Integrierte schaltung mit verbesserter synchronität zum externen taktsignal am datenausgang
TW200725213A (en) Clock switching circuit
EP1490746A4 (de) Taktsignalerzeugungsschaltung
SE0101450L (sv) Säkerhetsanordning

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties