ATE347137T1 - Multiport i2c-hub - Google Patents

Multiport i2c-hub

Info

Publication number
ATE347137T1
ATE347137T1 AT01974166T AT01974166T ATE347137T1 AT E347137 T1 ATE347137 T1 AT E347137T1 AT 01974166 T AT01974166 T AT 01974166T AT 01974166 T AT01974166 T AT 01974166T AT E347137 T1 ATE347137 T1 AT E347137T1
Authority
AT
Austria
Prior art keywords
port
latch
active
propagation
signals
Prior art date
Application number
AT01974166T
Other languages
English (en)
Inventor
Alma S Anderson
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE347137T1 publication Critical patent/ATE347137T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Steering-Linkage Mechanisms And Four-Wheel Steering (AREA)
  • Forging (AREA)
  • Jib Cranes (AREA)
  • Debugging And Monitoring (AREA)
AT01974166T 2000-08-17 2001-08-09 Multiport i2c-hub ATE347137T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/641,177 US6636924B1 (en) 2000-08-17 2000-08-17 Multiple port I2C hub

Publications (1)

Publication Number Publication Date
ATE347137T1 true ATE347137T1 (de) 2006-12-15

Family

ID=24571258

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01974166T ATE347137T1 (de) 2000-08-17 2001-08-09 Multiport i2c-hub

Country Status (6)

Country Link
US (1) US6636924B1 (de)
EP (1) EP1311960B1 (de)
JP (1) JP2004507135A (de)
AT (1) ATE347137T1 (de)
DE (1) DE60124926T2 (de)
WO (1) WO2002015012A2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040255070A1 (en) * 2003-06-12 2004-12-16 Larson Thane M. Inter-integrated circuit router for supporting independent transmission rates
US7240130B2 (en) * 2003-06-12 2007-07-03 Hewlett-Packard Development Company, L.P. Method of transmitting data through an 12C router
US7420119B2 (en) * 2005-11-30 2008-09-02 The L.D. Kichler Co. Subterranean electrical hub
US20070124521A1 (en) * 2005-11-30 2007-05-31 International Business Machines Corporation System and method of substituting redundant same address devices on a multi-mastered IIC bus
US7694053B2 (en) * 2008-04-14 2010-04-06 Astec International Limited Slave assembly for determining source of data received over a two-wire master-slave communications bus

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2605768B1 (fr) * 1986-10-23 1989-05-05 Bull Sa Dispositif de commande de bus constitue par plusieurs segments isolables
US6275864B1 (en) * 1991-08-13 2001-08-14 Storage Technology Corporation Matrix switch for a network management system
US5742760A (en) * 1992-05-12 1998-04-21 Compaq Computer Corporation Network packet switch using shared memory for repeating and bridging packets at media rate
WO1994003901A1 (en) * 1992-08-10 1994-02-17 Monolithic System Technology, Inc. Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration
US5345447A (en) 1993-02-05 1994-09-06 Bytex Corporation Switching hub which implements a virtual bus for interconnecting stations on a CSMA network
US5528765A (en) * 1993-03-15 1996-06-18 R. C. Baker & Associates Ltd. SCSI bus extension system for controlling individual arbitration on interlinked SCSI bus segments
US6091737A (en) * 1996-11-15 2000-07-18 Multi-Tech Systems, Inc. Remote communications server system
DE19704742A1 (de) * 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand

Also Published As

Publication number Publication date
DE60124926T2 (de) 2007-09-20
DE60124926D1 (en) 2007-01-11
JP2004507135A (ja) 2004-03-04
WO2002015012A3 (en) 2002-05-10
EP1311960B1 (de) 2006-11-29
US6636924B1 (en) 2003-10-21
EP1311960A2 (de) 2003-05-21
WO2002015012A2 (en) 2002-02-21

Similar Documents

Publication Publication Date Title
WO2002049214A3 (en) Pulsed d-flip-flop using differential cascode switch
PL320020A1 (en) Computer system with a bus interface
TW373368B (en) Separate set/reset paths for time critical signals
AU5127600A (en) Heterogeneous programmable gate array
EP0863461A3 (de) Selbstgetaktetes Pipeline-Ubertragungssystem und asynchrone Signalsteuerungsschaltung
GB1588779A (en) Clock circuitry for computers
JP2004023789A (ja) コンプリメントリセットラッチ
TW353247B (en) Output buffer device
ATE347137T1 (de) Multiport i2c-hub
KR890005739A (ko) 선택된 지연 버스트를 구비한 버스 마스터
SE9804605L (sv) Dataskivare
ATE386372T1 (de) Verminderung der rechenkomplexität in joint- detektion
EP1163569A4 (de) Verfahren und schaltung um an zwei enden getakten daten zu empfangen
CA2330366A1 (en) Input buffer type packet switching equipment
ATE463903T1 (de) Brückeschnittstellenschaltung
BR0309328A (pt) sistema de comutação inteligente de memória compartilhada controlada
DE60117163D1 (de) Digitales bussystem
JPH11317651A5 (de)
SE9602679D0 (sv) A method and an arrangement for controlling the operating mode of a subscriber line interface circuit
SE9801674D0 (sv) Application specific integrated circuit and transceiver circuit
JP2000349602A5 (de)
NO20032984L (no) Kontrollanordning basert pa buss-teknologi
TW260845B (en) Synchronous counter and carry propagation method thereof
TW359822B (en) Semiconductor memory device
JPS583140Y2 (ja) 双方向性信号バスのバッファ装置

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties