ATE362226T1 - Vorrichtung zur erzeugung eines schwingenden signals mit einer gewünschten phasenlage zu einem eingangssignal - Google Patents
Vorrichtung zur erzeugung eines schwingenden signals mit einer gewünschten phasenlage zu einem eingangssignalInfo
- Publication number
- ATE362226T1 ATE362226T1 AT01301585T AT01301585T ATE362226T1 AT E362226 T1 ATE362226 T1 AT E362226T1 AT 01301585 T AT01301585 T AT 01301585T AT 01301585 T AT01301585 T AT 01301585T AT E362226 T1 ATE362226 T1 AT E362226T1
- Authority
- AT
- Austria
- Prior art keywords
- input signal
- phase
- signals
- signal
- generating
- Prior art date
Links
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 abstract 1
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 abstract 1
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 abstract 1
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 abstract 1
- 230000010355 oscillation Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0998—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator using phase interpolation
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Oscillators With Electromechanical Resonators (AREA)
- Networks Using Active Elements (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0004298A GB2362045B (en) | 2000-02-23 | 2000-02-23 | Analogue-Controlled phase interpolator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE362226T1 true ATE362226T1 (de) | 2007-06-15 |
Family
ID=9886260
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT01301585T ATE362226T1 (de) | 2000-02-23 | 2001-02-22 | Vorrichtung zur erzeugung eines schwingenden signals mit einer gewünschten phasenlage zu einem eingangssignal |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6466098B2 (de) |
| EP (1) | EP1128559B1 (de) |
| AT (1) | ATE362226T1 (de) |
| DE (1) | DE60128277T2 (de) |
| GB (1) | GB2362045B (de) |
Families Citing this family (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
| US7430171B2 (en) | 1998-11-19 | 2008-09-30 | Broadcom Corporation | Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost |
| WO2001084702A2 (en) | 2000-04-28 | 2001-11-08 | Broadcom Corporation | High-speed serial data transceiver systems and related methods |
| JP3636657B2 (ja) * | 2000-12-21 | 2005-04-06 | Necエレクトロニクス株式会社 | クロックアンドデータリカバリ回路とそのクロック制御方法 |
| JP4544780B2 (ja) * | 2001-05-24 | 2010-09-15 | ルネサスエレクトロニクス株式会社 | クロック制御回路 |
| JP4107847B2 (ja) | 2002-02-01 | 2008-06-25 | 富士通株式会社 | タイミング信号発生回路および受信回路 |
| US8155236B1 (en) | 2002-06-21 | 2012-04-10 | Netlogic Microsystems, Inc. | Methods and apparatus for clock and data recovery using transmission lines |
| TWI289973B (en) * | 2002-10-10 | 2007-11-11 | Via Tech Inc | Method and related circuitry for multiple phase splitting by phase interpolation |
| JP4196657B2 (ja) | 2002-11-29 | 2008-12-17 | 株式会社日立製作所 | データ再生方法およびデジタル制御型クロックデータリカバリ回路 |
| US7196562B1 (en) | 2003-08-26 | 2007-03-27 | Integrated Device Technology, Inc. | Programmable clock drivers that support CRC error checking of configuration data during program restore operations |
| US7151398B2 (en) * | 2003-08-26 | 2006-12-19 | Integrated Device Technology, Inc. | Clock signal generators having programmable full-period clock skew control |
| US6977539B1 (en) | 2003-08-26 | 2005-12-20 | Integrated Device Technology, Inc. | Clock signal generators having programmable full-period clock skew control and methods of generating clock signals having programmable skews |
| US7298194B2 (en) * | 2004-06-12 | 2007-11-20 | Texas Instruments Incorporated | Interpolation |
| KR100630343B1 (ko) | 2004-07-14 | 2006-09-29 | 삼성전자주식회사 | 아날로그 위상 보간 기술을 이용한 클록 데이터 복원 회로및 그 동작 방법 |
| US7532697B1 (en) | 2005-01-27 | 2009-05-12 | Net Logic Microsystems, Inc. | Methods and apparatus for clock and data recovery using a single source |
| KR100679261B1 (ko) | 2005-05-10 | 2007-02-05 | 삼성전자주식회사 | 위상 인터폴레이션 회로 및 그에 따른 위상 인터폴레이션신호의 발생방법 |
| US7321269B2 (en) * | 2005-07-19 | 2008-01-22 | International Business Machines Corporation | High frequency ring oscillator with feed-forward paths |
| US7196564B2 (en) * | 2005-07-22 | 2007-03-27 | Texas Instruments Incorporated | High frequency balanced phase interpolator |
| US7816975B2 (en) | 2005-09-20 | 2010-10-19 | Hewlett-Packard Development Company, L.P. | Circuit and method for bias voltage generation |
| US7769112B2 (en) * | 2005-09-29 | 2010-08-03 | Freescale Semiconductor, Inc. | Method and system for generating wavelets |
| US7432750B1 (en) * | 2005-12-07 | 2008-10-07 | Netlogic Microsystems, Inc. | Methods and apparatus for frequency synthesis with feedback interpolation |
| JP2007180796A (ja) * | 2005-12-27 | 2007-07-12 | Fujitsu Ltd | 差動増幅回路 |
| US7924885B2 (en) * | 2006-11-20 | 2011-04-12 | Siverge Networks Ltd | Methods and apparatuses for circuit emulation multi-channel clock recovery |
| US7777581B2 (en) * | 2007-10-19 | 2010-08-17 | Diablo Technologies Inc. | Voltage Controlled Oscillator (VCO) with a wide tuning range and substantially constant voltage swing over the tuning range |
| US8004335B2 (en) * | 2008-02-11 | 2011-08-23 | International Business Machines Corporation | Phase interpolator system and associated methods |
| US8121239B2 (en) * | 2008-02-11 | 2012-02-21 | Intel Corporation | Unidirectional sweep training for an interconnect |
| US8063683B2 (en) * | 2009-06-08 | 2011-11-22 | Integrated Device Technology, Inc. | Low power clock and data recovery phase interpolator |
| US8520744B2 (en) * | 2010-03-19 | 2013-08-27 | Netlogic Microsystems, Inc. | Multi-value logic signaling in multi-functional circuits |
| US8423814B2 (en) | 2010-03-19 | 2013-04-16 | Netlogic Microsystems, Inc. | Programmable drive strength in memory signaling |
| US8638896B2 (en) * | 2010-03-19 | 2014-01-28 | Netlogic Microsystems, Inc. | Repeate architecture with single clock multiplier unit |
| US8537949B1 (en) | 2010-06-30 | 2013-09-17 | Netlogic Microsystems, Inc. | Systems, circuits and methods for filtering signals to compensate for channel effects |
| US8494377B1 (en) | 2010-06-30 | 2013-07-23 | Netlogic Microsystems, Inc. | Systems, circuits and methods for conditioning signals for transmission on a physical medium |
| US9209821B2 (en) * | 2014-01-24 | 2015-12-08 | Intel Corporation | Apparatus for generating quadrature clock phases from a single-ended odd-stage ring oscillator |
| US20150318860A1 (en) * | 2014-04-30 | 2015-11-05 | Qualcomm Incorporated | Low noise phase locked loops |
| EP3217543B1 (de) * | 2016-03-11 | 2018-05-09 | Socionext Inc. | Takterzeugungsschaltung |
| CN116846386A (zh) * | 2022-03-23 | 2023-10-03 | 华为技术有限公司 | 鉴频鉴相器、锁相环以及电子设备 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5224125A (en) * | 1991-04-05 | 1993-06-29 | National Semiconductor Corporation | Digital signed phase-to-frequency converter for very high frequency phase locked loops |
| US5132633A (en) * | 1991-05-21 | 1992-07-21 | National Semiconductor Corporation | PLL using a multi-phase frequency correction circuit in place of a VCO |
| US5708383A (en) * | 1996-04-26 | 1998-01-13 | Nat Semiconductor Corp | Integrated circuit frequency controlled modulator for use in a phase lock loop |
| GB9618901D0 (en) * | 1996-09-10 | 1996-10-23 | Phoenix Vlsi Consultants Ltd | Phase-tuned ring oscillator |
| GB9721384D0 (en) * | 1997-10-08 | 1997-12-10 | Phoenix Vlsi Consultants | Phase locked loop |
| DE19949782C1 (de) * | 1999-10-15 | 2001-07-12 | Texas Instruments Deutschland | PLL-Schaltung |
-
2000
- 2000-02-23 GB GB0004298A patent/GB2362045B/en not_active Expired - Lifetime
-
2001
- 2001-02-22 DE DE60128277T patent/DE60128277T2/de not_active Expired - Lifetime
- 2001-02-22 AT AT01301585T patent/ATE362226T1/de not_active IP Right Cessation
- 2001-02-22 EP EP01301585A patent/EP1128559B1/de not_active Expired - Lifetime
- 2001-02-23 US US09/792,202 patent/US6466098B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE60128277T2 (de) | 2008-01-10 |
| GB0004298D0 (en) | 2000-04-12 |
| GB2362045B (en) | 2004-05-05 |
| EP1128559A1 (de) | 2001-08-29 |
| GB2362045A (en) | 2001-11-07 |
| US20020125960A1 (en) | 2002-09-12 |
| EP1128559B1 (de) | 2007-05-09 |
| DE60128277D1 (de) | 2007-06-21 |
| US6466098B2 (en) | 2002-10-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE362226T1 (de) | Vorrichtung zur erzeugung eines schwingenden signals mit einer gewünschten phasenlage zu einem eingangssignal | |
| SE9503450D0 (sv) | Förfarande och anordning vid generering av en signal | |
| SE9504165D0 (sv) | Frequency standard generator | |
| KR940017100A (ko) | 발진기 클럭신호 발생 집적회로 및 시스템과 발진기 제어방법 | |
| ATE436117T1 (de) | Empfänger mit einer oszillationsschaltung zur erzeugung eines bildzurückweisungs- kalibrationstons | |
| EP1791262A3 (de) | Integrierter Halbleiterschaltkreis, der als Phasenregelkreis betrieben werden kann | |
| SE9503702D0 (sv) | Phase-looke loop | |
| TW200701649A (en) | Phase locked loop circuit and method of locking a phase | |
| DE69405634D1 (de) | Vorrichtung und Verfahren zur Takterzeugung für eine Anzeigevorrichtung | |
| DE60007679D1 (de) | PLL Schaltkreis | |
| DE60227011D1 (de) | Breitbandige digitale Phasenregelschleife (pll) mit einem Halbfrequenz-Ausgang | |
| TW200419914A (en) | Voltage-controlled oscillator presetting circuit | |
| KR950022152A (ko) | 위상 고정 루프(pll)회로를 구비하는 신호 처리 장치 | |
| KR930005376A (ko) | 디지탈 위상-동기 루프 회로 | |
| KR960036402A (ko) | 디지털 위상 동기 루프의 디바이더 계산 방법 및 그 장치 | |
| KR970701952A (ko) | 정밀한 쿼드리쳐 신호 생성 회로 및 방법(Circuit and method for generating accurate guadrature signals) | |
| DE602004007868D1 (de) | Lokaloszillator für einen harmonischen Mischer mit Unterdrückung der Spiegelfrequenz | |
| SU1663768A1 (ru) | Устройство фазовой автоподстройки частоты | |
| SE0201159D0 (sv) | Quadrature phase control loop | |
| US7046345B2 (en) | Apparatus for precise distance measurement | |
| DE69325780D1 (de) | Frequenzsynthetisierer | |
| DE502005003102D1 (de) | Verfahren und vorrichtung zum erzeugen einer schwingung mit veränderlicher frequenz | |
| KR940023019A (ko) | 클럭 분배 회로 | |
| KR900011172A (ko) | 이중루프에 의한 발진주파수 추적 발생장치 | |
| JPH0661769A (ja) | 周波数変換回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |