ATE367610T1 - Busbrücke mit einem burst-übertragungsmodebus und einem einzel-übertragungsmodebus - Google Patents

Busbrücke mit einem burst-übertragungsmodebus und einem einzel-übertragungsmodebus

Info

Publication number
ATE367610T1
ATE367610T1 AT01310244T AT01310244T ATE367610T1 AT E367610 T1 ATE367610 T1 AT E367610T1 AT 01310244 T AT01310244 T AT 01310244T AT 01310244 T AT01310244 T AT 01310244T AT E367610 T1 ATE367610 T1 AT E367610T1
Authority
AT
Austria
Prior art keywords
bus
transmission mode
burst
mode bus
bridge
Prior art date
Application number
AT01310244T
Other languages
English (en)
Inventor
David Kent
Original Assignee
Renesas Technology Europ Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Europ Ltd filed Critical Renesas Technology Europ Ltd
Application granted granted Critical
Publication of ATE367610T1 publication Critical patent/ATE367610T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
AT01310244T 2001-12-07 2001-12-07 Busbrücke mit einem burst-übertragungsmodebus und einem einzel-übertragungsmodebus ATE367610T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01310244A EP1318457B1 (de) 2001-12-07 2001-12-07 Busbrücke mit einem Burst-Übertragungsmodebus und einem Einzel-Übertragungsmodebus

Publications (1)

Publication Number Publication Date
ATE367610T1 true ATE367610T1 (de) 2007-08-15

Family

ID=8182520

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01310244T ATE367610T1 (de) 2001-12-07 2001-12-07 Busbrücke mit einem burst-übertragungsmodebus und einem einzel-übertragungsmodebus

Country Status (5)

Country Link
US (1) US6954818B2 (de)
EP (1) EP1318457B1 (de)
JP (1) JP2003196226A (de)
AT (1) ATE367610T1 (de)
DE (1) DE60129448T2 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI115006B (fi) * 2003-06-13 2005-02-15 Nokia Corp Menetelmä ja järjestely parannellun näyttölaiterajapinnan sovittamiseksi näyttölaitteen ja prosessorin välille
US7136943B2 (en) * 2004-03-18 2006-11-14 International Business Machines Corporation Method and apparatus for managing context switches using a context switch history table
JP4547198B2 (ja) * 2004-06-30 2010-09-22 富士通株式会社 演算装置、演算装置の制御方法、プログラム及びコンピュータ読取り可能記録媒体
SE533636C2 (sv) * 2004-10-25 2010-11-16 Xinshu Man L L C Anordning vid bussförbindelse i CAN-system
US7496686B2 (en) * 2005-01-28 2009-02-24 Gencsus Localizing a remote event timestamp from a network device with an independent clock method and apparatus
JP2006345285A (ja) * 2005-06-09 2006-12-21 Sharp Corp 映像機器
US7444442B2 (en) * 2005-12-13 2008-10-28 Shashank Dabral Data packing in a 32-bit DMA architecture
US7685371B1 (en) * 2006-04-19 2010-03-23 Nvidia Corporation Hierarchical flush barrier mechanism with deadlock avoidance
FR2901618A1 (fr) * 2006-05-24 2007-11-30 St Microelectronics Sa Controleur de dma, systeme sur puce comprenant un tel controleur de dma, procede d'echange de donnees par l'intermediaire d'un tel controleur de dma
US20080005257A1 (en) * 2006-06-29 2008-01-03 Kestrelink Corporation Dual processor based digital media player architecture with network support
US7856516B2 (en) * 2006-10-27 2010-12-21 Kyocera Mita Corporation Interfacing incompatible signaling using generic I/O and interrupt routines
US7924296B2 (en) * 2007-02-20 2011-04-12 Mtekvision Co., Ltd. System and method for DMA controlled image processing
US7673091B2 (en) * 2007-04-24 2010-03-02 Texas Instruments Incorporated Method to hide or reduce access latency of a slow peripheral in a pipelined direct memory access system
US8041855B1 (en) * 2009-01-27 2011-10-18 Xilinx, Inc. Dual-bus system for communicating with a processor
JP5347772B2 (ja) * 2009-07-01 2013-11-20 富士通株式会社 転送速度設定方法、データ転送装置及び情報処理システム
DE102011009518B4 (de) * 2011-01-26 2013-09-12 Ruprecht-Karls-Universität Heidelberg Schaltungsanordnung für Verbindungsschnittstelle
US20140082238A1 (en) * 2012-09-14 2014-03-20 Nvidia Corporation Method and system for implementing a control register access bus
US9563586B2 (en) * 2013-04-11 2017-02-07 Apple Inc. Shims for processor interface
CN104915213B (zh) * 2015-06-19 2018-05-18 东南大学 一种可重构系统的局部重构控制器
US9927997B2 (en) * 2015-12-21 2018-03-27 Sandisk Technologies Llc Methods, systems, and computer readable media for automatically and selectively enabling burst mode operation in a storage device
JP2017208750A (ja) * 2016-05-20 2017-11-24 ローム株式会社 映像監視装置、映像表示システム、及び車両
CN112835842B (zh) * 2021-03-05 2024-04-30 深圳市汇顶科技股份有限公司 端序处理方法、电路、芯片以及电子终端
US20240039871A1 (en) * 2022-07-29 2024-02-01 Cisco Technology, Inc. First burst emulator in a network switch

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5537602A (en) * 1988-09-16 1996-07-16 Hitachi, Ltd. Process system for controlling bus system to communicate data between resource and processor
JP2601960B2 (ja) * 1990-11-15 1997-04-23 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理方法及びその装置
US5897667A (en) * 1993-11-16 1999-04-27 Intel Corporation Method and apparatus for transferring data received from a first bus in a non-burst manner to a second bus in a burst manner
US5771359A (en) * 1995-10-13 1998-06-23 Compaq Computer Corporation Bridge having a data buffer for each bus master
US6298407B1 (en) * 1998-03-04 2001-10-02 Intel Corporation Trigger points for performance optimization in bus-to-bus bridges
US6247086B1 (en) * 1998-11-12 2001-06-12 Adaptec, Inc. PCI bridge for optimized command delivery
JP3976927B2 (ja) * 1999-01-25 2007-09-19 キヤノン株式会社 バス制御装置

Also Published As

Publication number Publication date
US6954818B2 (en) 2005-10-11
DE60129448T2 (de) 2008-04-10
JP2003196226A (ja) 2003-07-11
US20030200373A1 (en) 2003-10-23
EP1318457B1 (de) 2007-07-18
EP1318457A1 (de) 2003-06-11
DE60129448D1 (de) 2007-08-30

Similar Documents

Publication Publication Date Title
DE60129448D1 (de) Busbrücke mit einem Burst-Übertragungsmodebus und einem Einzel-Übertragungsmodebus
AU2002316351A1 (en) System for universal data output
WO2004068798A3 (en) Method and bridging device for priortizing transfer of data streams
WO2003026216A1 (fr) Systeme et procede de traitement d'informations de reseau
ATE173843T1 (de) Personalcomputer mit programmierbaren schwellwert-fiforegistern zur datenübertragung
AU2002346410A1 (en) Data transfer system
ATE291805T1 (de) Systeme, welche paketschnittstellen und paket-dma (direct memory access) schaltkreise beinhalten, um paketströme zu teilen und zusammenzusetzen
WO2003034313A3 (en) Systems and methods for providing digital rights management compatibility
DE60203469D1 (de) System mit Schnittstellen und einem Schalter für die Trennung von kohärentem und nichtkohärentem Datenpaketverkehr
EP1289298A4 (de) Projektor
WO1999066416A3 (en) Resource control in a computer system
WO2004006607A3 (de) Verfahren zur steuerung einer datenübertragung in einem funk-kommunikationssystem mit hierarchischer netzarchitektur
WO2000017759A3 (en) Computer system comprising latency tolerant and intolerant modules
GB2364581B (en) Application specific integrated circuit with dual-mode system for externally accessible data buses and visibility buses
ITBO20020238A1 (it) Sistema di trasmissioni dati per veicoli
WO2001025886A3 (en) Power management method for a computer system having a hub interface architecture
WO2003048896A3 (en) Configurable serial bus to couple baseband and application processors
EP0869502A3 (de) Aufzeichnungssteueranordnung für optische Platte
EP0797150A3 (de) Direktspeicherzugriffssteuerwerk
WO2002063846A3 (de) Kommunikationssystem eines fahrzeugs
EP1161727B1 (de) Busbrücke
SE9801674D0 (sv) Application specific integrated circuit and transceiver circuit
EP1653373B1 (de) Busbrücke
JP2003173318A5 (de)
SG81279A1 (en) Processor system and method for testing a processor system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties