ATE368257T1 - Vorladevorschlag - Google Patents

Vorladevorschlag

Info

Publication number
ATE368257T1
ATE368257T1 AT03791720T AT03791720T ATE368257T1 AT E368257 T1 ATE368257 T1 AT E368257T1 AT 03791720 T AT03791720 T AT 03791720T AT 03791720 T AT03791720 T AT 03791720T AT E368257 T1 ATE368257 T1 AT E368257T1
Authority
AT
Austria
Prior art keywords
memory
summon
proposal
transaction
memory transaction
Prior art date
Application number
AT03791720T
Other languages
English (en)
Inventor
James Dodd
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE368257T1 publication Critical patent/ATE368257T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Dram (AREA)
  • Storage Device Security (AREA)
  • Communication Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)
  • Amplifiers (AREA)
  • Steering Control In Accordance With Driving Conditions (AREA)
AT03791720T 2002-08-27 2003-08-22 Vorladevorschlag ATE368257T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/229,655 US7159066B2 (en) 2002-08-27 2002-08-27 Precharge suggestion

Publications (1)

Publication Number Publication Date
ATE368257T1 true ATE368257T1 (de) 2007-08-15

Family

ID=31976284

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03791720T ATE368257T1 (de) 2002-08-27 2003-08-22 Vorladevorschlag

Country Status (8)

Country Link
US (1) US7159066B2 (de)
EP (1) EP1573551B1 (de)
CN (1) CN1788257B (de)
AT (1) ATE368257T1 (de)
AU (1) AU2003258321A1 (de)
DE (1) DE60315190T2 (de)
TW (1) TWI236678B (de)
WO (1) WO2004021194A2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6888777B2 (en) * 2002-08-27 2005-05-03 Intel Corporation Address decode
US7120765B2 (en) * 2002-10-30 2006-10-10 Intel Corporation Memory transaction ordering
US7469316B2 (en) * 2003-02-10 2008-12-23 Intel Corporation Buffered writes and memory page control
US7076617B2 (en) * 2003-09-30 2006-07-11 Intel Corporation Adaptive page management
JP4941644B2 (ja) 2005-09-28 2012-05-30 ハイニックス セミコンダクター インク 半導体メモリ装置
KR100772841B1 (ko) * 2006-07-28 2007-11-02 삼성전자주식회사 프로세서들간 호스트 인터페이싱 기능을 갖는 멀티패쓰억세스블 반도체 메모리 장치
US20070189084A1 (en) * 2006-02-15 2007-08-16 Broadcom Corporation Reduced pin count synchronous dynamic random access memory interface
US8605099B2 (en) * 2008-03-31 2013-12-10 Intel Corporation Partition-free multi-socket memory system architecture
JP5759276B2 (ja) * 2011-06-09 2015-08-05 キヤノン株式会社 処理装置及び情報処理方法
CN102855195B (zh) * 2011-06-30 2015-05-27 重庆重邮信科通信技术有限公司 第二代低功耗双倍速率存储控制器及访问命令处理方法
WO2016089355A1 (en) 2014-12-01 2016-06-09 Hewlett Packard Enterprise Development Lp Auto-negotiation over extended backplane
US10616142B2 (en) 2015-10-12 2020-04-07 Hewlett Packard Enterprise Development Lp Switch network architecture
US20180293189A1 (en) * 2015-10-13 2018-10-11 Hewlett Packard Enterprise Development Lp Memory manager for autonomous memory device
KR20220007403A (ko) * 2020-07-10 2022-01-18 한국전자기술연구원 프로세싱인메모리의 메모리 관리 방법 및 장치

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5390308A (en) * 1992-04-15 1995-02-14 Rambus, Inc. Method and apparatus for address mapping of dynamic random access memory
US5664153A (en) * 1993-04-21 1997-09-02 Intel Corporation Page open/close scheme based on high order address bit and likelihood of page access
JP3492761B2 (ja) * 1994-04-07 2004-02-03 株式会社ソニー・コンピュータエンタテインメント 画像生成方法及び装置
US6154826A (en) * 1994-11-16 2000-11-28 University Of Virginia Patent Foundation Method and device for maximizing memory system bandwidth by accessing data in a dynamically determined order
US6505282B1 (en) * 1994-11-30 2003-01-07 Intel Corporation Method and apparatus for determining memory types of a multi-type memory subsystem where memory of the different types are accessed using column control signals with different timing characteristics
US6725349B2 (en) * 1994-12-23 2004-04-20 Intel Corporation Method and apparatus for controlling of a memory subsystem installed with standard page mode memory and an extended data out memory
US5761695A (en) * 1995-09-19 1998-06-02 Hitachi, Ltd. Cache memory control method and apparatus, and method and apparatus for controlling memory capable of interleave control
US5603010A (en) * 1995-12-28 1997-02-11 Intel Corporation Performing speculative system memory reads prior to decoding device code
US6108745A (en) * 1997-10-31 2000-08-22 Hewlett-Packard Company Fast and compact address bit routing scheme that supports various DRAM bank sizes and multiple interleaving schemes
US6003111A (en) * 1997-11-19 1999-12-14 Intel Corporation Bank state tracking method and device
US6742098B1 (en) * 2000-10-03 2004-05-25 Intel Corporation Dual-port buffer-to-memory interface
US6219765B1 (en) * 1998-08-03 2001-04-17 Micron Technology, Inc. Memory paging control apparatus
US6401180B1 (en) * 1999-01-04 2002-06-04 Advanced Micro Devices, Inc. Bank history table for improved pre-charge scheduling of random access memory banks
US6389514B1 (en) * 1999-03-25 2002-05-14 Hewlett-Packard Company Method and computer system for speculatively closing pages in memory
US6400631B1 (en) * 2000-09-15 2002-06-04 Intel Corporation Circuit, system and method for executing a refresh in an active memory bank
US6526483B1 (en) 2000-09-20 2003-02-25 Broadcom Corporation Page open hint in transactions
US6697888B1 (en) * 2000-09-29 2004-02-24 Intel Corporation Buffering and interleaving data transfer between a chipset and memory modules
US6553449B1 (en) * 2000-09-29 2003-04-22 Intel Corporation System and method for providing concurrent row and column commands
US6785793B2 (en) * 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for memory access scheduling to reduce memory access latency
US6507530B1 (en) * 2001-09-28 2003-01-14 Intel Corporation Weighted throttling mechanism with rank based throttling for a memory system
US6766385B2 (en) * 2002-01-07 2004-07-20 Intel Corporation Device and method for maximizing performance on a memory interface with a variable number of channels
US6795899B2 (en) * 2002-03-22 2004-09-21 Intel Corporation Memory system with burst length shorter than prefetch length
US20040015645A1 (en) * 2002-07-19 2004-01-22 Dodd James M. System, apparatus, and method for a flexible DRAM architecture
US6888777B2 (en) * 2002-08-27 2005-05-03 Intel Corporation Address decode
US7120765B2 (en) * 2002-10-30 2006-10-10 Intel Corporation Memory transaction ordering
US7469316B2 (en) * 2003-02-10 2008-12-23 Intel Corporation Buffered writes and memory page control
US7404047B2 (en) * 2003-05-27 2008-07-22 Intel Corporation Method and apparatus to improve multi-CPU system performance for accesses to memory

Also Published As

Publication number Publication date
WO2004021194A2 (en) 2004-03-11
CN1788257B (zh) 2011-04-06
DE60315190T2 (de) 2007-11-22
EP1573551A2 (de) 2005-09-14
WO2004021194A3 (en) 2006-01-12
AU2003258321A1 (en) 2004-03-19
EP1573551B1 (de) 2007-07-25
US20040044832A1 (en) 2004-03-04
US7159066B2 (en) 2007-01-02
CN1788257A (zh) 2006-06-14
AU2003258321A8 (en) 2004-03-19
TWI236678B (en) 2005-07-21
TW200415655A (en) 2004-08-16
DE60315190D1 (de) 2007-09-06
HK1076522A1 (en) 2006-01-20

Similar Documents

Publication Publication Date Title
ATE368257T1 (de) Vorladevorschlag
TW200602863A (en) Transaction processing systems and methods utilizing non disk persistent memory
IL249263A0 (en) Methods and systems for extracorporeal organ treatment
GB2397684B (en) Electronic processing system
AU2003213840A8 (en) Memory system with burst length shorter than prefetch length
TW200508859A (en) Buffered writes and memory page control
DE602004024499D1 (de) Speichersteuerung, die Prozessorenergiezustände berücksichtigt
AU2002349209A1 (en) Portable messaging device adapted to perform financial transactions
EP1575534A4 (de) D4,5 glycuronidase und ihre verwendungen
WO2004114088A3 (en) System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
NO20030452L (no) Informasjonfrembringende fremgangsmåte, server, program, og lagringsmedium
MY134470A (en) Anticipatory power control of memory
ATE405885T1 (de) Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller
NO20044898L (no) Nye etonogestrel estere
TW200519604A (en) Prefetch control in a data processing system
TW200619914A (en) Storing system information in a low-latency persistent memory device upon transition to a lower-power state
ATE504147T1 (de) Verfahren und computerlesbares speichermedium zur bereitstellung eines sicheren zugangs zwischen geräten
EP1445685A3 (de) Datenverarbeitungsgerät, Datenverarbeitungssystem,Gatewaykarte, Gatewayvorrichtung, und Computerprodukt
WO2007061500A3 (en) Voice activated rapid deployment for mobile computers
TW200511009A (en) Method and related apparatus for clearing data in a memory device
WO2005050471A3 (de) Datenverarbeitungssystem und -vorrichtung
WO2006067435A3 (en) Microprocessor systems
EP1493099A4 (de) System und verfahren zum verarbeiten von finanztransaktionen unter verwendung von mehrfach-bezahlungspräferenzen
TW200606721A (en) Processing capacity on demand
TW200643727A (en) A method, system, and apparatus for optionally pushing I/O data into a processor's cache

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties