ATE374951T1 - Verfahren und system zum selektiven maskieren von testantworten - Google Patents

Verfahren und system zum selektiven maskieren von testantworten

Info

Publication number
ATE374951T1
ATE374951T1 AT04770037T AT04770037T ATE374951T1 AT E374951 T1 ATE374951 T1 AT E374951T1 AT 04770037 T AT04770037 T AT 04770037T AT 04770037 T AT04770037 T AT 04770037T AT E374951 T1 ATE374951 T1 AT E374951T1
Authority
AT
Austria
Prior art keywords
test responses
selective masking
integrated circuit
test
responses
Prior art date
Application number
AT04770037T
Other languages
English (en)
Inventor
Hendrikus Vranken
Andreas Glowatz
Friedrich Hapke
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE374951T1 publication Critical patent/ATE374951T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31719—Security aspects, e.g. preventing unauthorised access during test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318566—Comparators; Diagnosing the device under test

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Investigating Or Analysing Biological Materials (AREA)
AT04770037T 2003-09-26 2004-09-20 Verfahren und system zum selektiven maskieren von testantworten ATE374951T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03103575 2003-09-26
EP04102184 2004-05-18

Publications (1)

Publication Number Publication Date
ATE374951T1 true ATE374951T1 (de) 2007-10-15

Family

ID=34395292

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04770037T ATE374951T1 (de) 2003-09-26 2004-09-20 Verfahren und system zum selektiven maskieren von testantworten

Country Status (6)

Country Link
US (1) US7376873B2 (de)
EP (1) EP1671141B1 (de)
JP (1) JP2007506962A (de)
AT (1) ATE374951T1 (de)
DE (1) DE602004009329T2 (de)
WO (1) WO2005031378A1 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7058869B2 (en) * 2003-01-28 2006-06-06 Syntest Technologies, Inc. Method and apparatus for debug, diagnosis, and yield improvement of scan-based integrated circuits
EP1475644A1 (de) * 2003-04-29 2004-11-10 Koninklijke Philips Electronics N.V. Datenkompression
US7032148B2 (en) 2003-07-07 2006-04-18 Syntest Technologies, Inc. Mask network design for scan-based integrated circuits
US7610527B2 (en) * 2005-03-16 2009-10-27 Nec Laboratories America, Inc. Test output compaction with improved blocking of unknown values
DE602006013681D1 (de) * 2005-11-04 2010-05-27 Nxp Bv Verfahren und testvorrichtung zur prüfung integrierter schaltungen
CN101405609B (zh) 2006-02-17 2012-11-14 明导公司 多级测试响应压缩器
JP5034576B2 (ja) * 2006-05-02 2012-09-26 富士通株式会社 半導体集積回路、テストデータ生成装置およびｌｓｉ試験装置
US7788562B2 (en) * 2006-11-29 2010-08-31 Advantest Corporation Pattern controlled, full speed ATE compare capability for deterministic and non-deterministic IC data
US8286040B2 (en) 2007-02-09 2012-10-09 Freescale Semiconductor, Inc. Device and method for testing a circuit
WO2008122937A1 (en) * 2007-04-05 2008-10-16 Nxp B.V. Testable integrated circuit and test data generation method
US7818643B2 (en) * 2008-02-20 2010-10-19 Nec Laboratories America, Inc. Method for blocking unknown values in output response of scan test patterns for testing circuits
US7979763B2 (en) * 2008-10-21 2011-07-12 Synopsys, Inc. Fully X-tolerant, very high scan compression scan test systems and techniques
US8103925B2 (en) * 2008-11-24 2012-01-24 Mentor Graphics Corporation On-chip logic to support compressed X-masking for BIST
US8112686B2 (en) * 2008-12-01 2012-02-07 Mentor Graphics Corporation Deterministic logic built-in self-test stimuli generation
US8898529B2 (en) 2010-05-19 2014-11-25 Universität Potsdam High performance compaction for test responses with many unknowns
US9448282B1 (en) * 2014-02-12 2016-09-20 Cadence Design Systems, Inc. System and method for bit-wise selective masking of scan vectors for X-value tolerant built-in self test
US9599673B2 (en) * 2014-10-15 2017-03-21 Freescale Semiconductor, Inc. Structural testing of integrated circuits
US9470754B1 (en) * 2015-06-11 2016-10-18 Cadence Design Systems, Inc. Elastic compression-optimizing tester bandwidth with compressed test stimuli using overscan and variable serialization
DE102015110144B8 (de) * 2015-06-24 2018-06-28 Infineon Technologies Ag Chip und Verfahren zum Testen einer Verarbeitungskomponente eines Chips
US11422186B1 (en) * 2019-06-20 2022-08-23 Synopsys, Inc. Per-shift X-tolerant logic built-in self-test
EP4025922B1 (de) * 2019-09-06 2026-04-22 Siemens Industry Software Inc. Universelle verdichterarchitektur für testschaltungen
US11320487B1 (en) * 2021-05-26 2022-05-03 Siemens Industry Software Inc. Programmable test compactor for improving defect determination
US11754624B1 (en) 2022-02-24 2023-09-12 Seagate Technology Llc Programmable scan chain debug technique

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2584172B2 (ja) * 1991-08-23 1997-02-19 インターナショナル・ビジネス・マシーンズ・コーポレイション デイジタル試験信号発生回路
US5831992A (en) * 1995-08-17 1998-11-03 Northern Telecom Limited Methods and apparatus for fault diagnosis in self-testable systems
US6311299B1 (en) * 1999-03-01 2001-10-30 Micron Technology, Inc. Data compression circuit and method for testing embedded memory devices
US6557129B1 (en) * 1999-11-23 2003-04-29 Janusz Rajski Method and apparatus for selectively compacting test responses
US7095808B1 (en) * 2000-08-16 2006-08-22 Broadcom Corporation Code puncturing method and apparatus
US7032148B2 (en) * 2003-07-07 2006-04-18 Syntest Technologies, Inc. Mask network design for scan-based integrated circuits
US7210083B2 (en) * 2004-12-16 2007-04-24 Lsi Logic Corporation System and method for implementing postponed quasi-masking test output compression in integrated circuit

Also Published As

Publication number Publication date
US7376873B2 (en) 2008-05-20
WO2005031378A1 (en) 2005-04-07
DE602004009329D1 (de) 2007-11-15
JP2007506962A (ja) 2007-03-22
US20070067688A1 (en) 2007-03-22
EP1671141B1 (de) 2007-10-03
DE602004009329T2 (de) 2008-07-10
EP1671141A1 (de) 2006-06-21

Similar Documents

Publication Publication Date Title
ATE374951T1 (de) Verfahren und system zum selektiven maskieren von testantworten
DE60237849D1 (de) Verfahren und vorrichtung zum prüfen von halbleitern
ATE318057T1 (de) Vorrichtung und verfahren für geostatistische analyse von funksignalausbreitung
EP1320842A4 (de) Vorrichtung und verfahren für psychologische test
DE602004017003D1 (de) Vorrichtung und verfahren zur elektromechanischen prüfung und validierung von prüfkarten
DE60303126D1 (de) Verfahren und vorrichtung zum sicheren scan-testen
DE602004012714D1 (de) Verfahren und vorrichtung zum prüfen integrierter schaltungen
ATE556645T1 (de) Konsolidierte körperflüssigkeits-testvorrichtung und verfahren
DE502004010797D1 (de) Verfahren und Vorrichtung zum Prüfen von Reifen
DE602005004068D1 (de) Vorrichtung und Verfahren zum Testen von Befestigungen für Bauteile
DE60227190D1 (de) Verfahren mittels sequentieller mehrkeulenbildung zum identifizieren eines interferierenden mobilen geräts
FI20031765A0 (fi) Menetelmä ja järjestely elektronisen laitteen testauksen suorittamiseksi
ATA1242002A (de) Verfahren und einrichtung zum optischen testen von halbleiterbauelementen
TW200513660A (en) Debugging apparatus for testing program and semiconductor testing apparatus and debugging and testing method for testing progame
DE602004016422D1 (de) Verfahren und Vorrichtung zur Prüfung von Halbleiterelementen
DE59409291D1 (de) Verfahren und Vorrichtung zur Massensimulation auf ortsfesten Prüfständen
DE602004025435D1 (de) Vorrichtung und Verfahren zum Überprüfen von beginnend mechanische Fehlern
DE19980796D2 (de) Verfahren und Vorrichtung zum Herstellen und Prüfen von Schraubverbindungen
DE60206714D1 (de) Vorrichtung und Verfahren zum Testen von PLL-Schaltungen
DE69932456D1 (de) VERFAHREN UND VORRICHTUNG ZUR KüHLUNG VON INTEGRIERTEN SCHALTUNGEN, DIE RüCKSEITIG OPTISCH GEPRüFT WERDEN
DE69622671D1 (de) Verfahren und Vorrichtung zum Prüfen von Funknavigationsgeräten mit Messgeräten und Generatoren für Normsignale
DE60139060D1 (de) Verfahren zum diagnostizieren eines anormalen zustandes eines isoliertransformators und vorrichtung dafür.
DE50006723D1 (de) Verfahren und Vorrichtung zum Prüfen von Zigaretten
DE50213517D1 (de) Vorrichtung und Verfahren zum Herstellen und Testen von Elektronik-Baugruppen
EP0715175A3 (de) Methode und Apparat zum Testen einer integrierter Schaltung

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties