ATE374973T1 - Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren - Google Patents

Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren

Info

Publication number
ATE374973T1
ATE374973T1 AT04769834T AT04769834T ATE374973T1 AT E374973 T1 ATE374973 T1 AT E374973T1 AT 04769834 T AT04769834 T AT 04769834T AT 04769834 T AT04769834 T AT 04769834T AT E374973 T1 ATE374973 T1 AT E374973T1
Authority
AT
Austria
Prior art keywords
processors
data processing
processing circuit
integrated data
router
Prior art date
Application number
AT04769834T
Other languages
English (en)
Inventor
Menno M Lindwer
Dalen Edwin Van
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE374973T1 publication Critical patent/ATE374973T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
AT04769834T 2003-09-09 2004-08-20 Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren ATE374973T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP03103322 2003-09-09

Publications (1)

Publication Number Publication Date
ATE374973T1 true ATE374973T1 (de) 2007-10-15

Family

ID=34259263

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04769834T ATE374973T1 (de) 2003-09-09 2004-08-20 Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren

Country Status (8)

Country Link
US (1) US20070165547A1 (de)
EP (1) EP1665065B1 (de)
JP (1) JP4818920B2 (de)
KR (1) KR101200598B1 (de)
CN (1) CN1849598A (de)
AT (1) ATE374973T1 (de)
DE (1) DE602004009324T2 (de)
WO (1) WO2005024644A2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070124565A1 (en) * 2003-06-18 2007-05-31 Ambric, Inc. Reconfigurable processing array having hierarchical communication network
JP4755033B2 (ja) * 2006-07-05 2011-08-24 ルネサスエレクトロニクス株式会社 半導体集積回路
US20080052525A1 (en) * 2006-08-28 2008-02-28 Tableau, Llc Password recovery
US20080126472A1 (en) * 2006-08-28 2008-05-29 Tableau, Llc Computer communication
US20080052490A1 (en) * 2006-08-28 2008-02-28 Tableau, Llc Computational resource array
US20080052429A1 (en) * 2006-08-28 2008-02-28 Tableau, Llc Off-board computational resources
US7962717B2 (en) * 2007-03-14 2011-06-14 Xmos Limited Message routing scheme
US7994818B2 (en) 2007-06-20 2011-08-09 Agate Logic (Beijing), Inc. Programmable interconnect network for logic array
JP4676463B2 (ja) * 2007-07-13 2011-04-27 株式会社日立製作所 並列計算機システム
CN100561924C (zh) * 2007-10-10 2009-11-18 山东大学 片上网络数字路由器及其并行数据传输方法
US7826455B2 (en) * 2007-11-02 2010-11-02 Cisco Technology, Inc. Providing single point-of-presence across multiple processors
CN101320364A (zh) * 2008-06-27 2008-12-10 北京大学深圳研究生院 一种阵列处理器结构
US8307116B2 (en) * 2009-06-19 2012-11-06 Board Of Regents Of The University Of Texas System Scalable bus-based on-chip interconnection networks
US10698859B2 (en) * 2009-09-18 2020-06-30 The Board Of Regents Of The University Of Texas System Data multicasting with router replication and target instruction identification in a distributed multi-core processing architecture
KR101594853B1 (ko) * 2009-11-27 2016-02-17 삼성전자주식회사 컴퓨터 칩, 및 상기 컴퓨터 칩에서의 정보 라우팅 방법
CN102063408B (zh) * 2010-12-13 2012-05-30 北京时代民芯科技有限公司 一种多核处理器片内数据总线
JP5171971B2 (ja) * 2011-01-17 2013-03-27 ルネサスエレクトロニクス株式会社 半導体集積回路
WO2013106210A1 (en) 2012-01-10 2013-07-18 Intel Corporation Electronic apparatus having parallel memory banks
CN107239420B (zh) * 2012-11-21 2020-05-05 相干逻辑公司 具有散布处理器dma-fifo的处理系统
US10452399B2 (en) 2015-09-19 2019-10-22 Microsoft Technology Licensing, Llc Broadcast channel architectures for block-based processors
US10713558B2 (en) * 2016-12-30 2020-07-14 Intel Corporation Neural network with reconfigurable sparse connectivity and online learning
US11062203B2 (en) * 2016-12-30 2021-07-13 Intel Corporation Neuromorphic computer with reconfigurable memory mapping for various neural network topologies
US10963379B2 (en) 2018-01-30 2021-03-30 Microsoft Technology Licensing, Llc Coupling wide memory interface to wide write back paths
CN111866069B (zh) * 2020-06-04 2024-07-26 西安万像电子科技有限公司 数据处理方法及装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4251861A (en) * 1978-10-27 1981-02-17 Mago Gyula A Cellular network of processors
US4860201A (en) * 1986-09-02 1989-08-22 The Trustees Of Columbia University In The City Of New York Binary tree parallel processor
DE68920388T2 (de) * 1988-09-19 1995-05-11 Fujitsu Ltd Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens.
US5161156A (en) * 1990-02-02 1992-11-03 International Business Machines Corporation Multiprocessing packet switching connection system having provision for error correction and recovery
DE4129614C2 (de) * 1990-09-07 2002-03-21 Hitachi Ltd System und Verfahren zur Datenverarbeitung
US5561768A (en) * 1992-03-17 1996-10-01 Thinking Machines Corporation System and method for partitioning a massively parallel computer system
US6000024A (en) * 1997-10-15 1999-12-07 Fifth Generation Computer Corporation Parallel computing system
US6622233B1 (en) * 1999-03-31 2003-09-16 Star Bridge Systems, Inc. Hypercomputer
US6745317B1 (en) * 1999-07-30 2004-06-01 Broadcom Corporation Three level direct communication connections between neighboring multiple context processing elements
JP2001167066A (ja) * 1999-12-08 2001-06-22 Nec Corp プロセッサ間通信方法及びマルチプロセッサシステム
US20030123492A1 (en) 2001-05-14 2003-07-03 Locke Samuel Ray Efficient multiplexing system and method

Also Published As

Publication number Publication date
WO2005024644A2 (en) 2005-03-17
KR20060131730A (ko) 2006-12-20
US20070165547A1 (en) 2007-07-19
EP1665065B1 (de) 2007-10-03
DE602004009324T2 (de) 2008-07-10
WO2005024644A3 (en) 2005-05-06
EP1665065A2 (de) 2006-06-07
JP4818920B2 (ja) 2011-11-16
KR101200598B1 (ko) 2012-11-12
CN1849598A (zh) 2006-10-18
DE602004009324D1 (de) 2007-11-15
JP2007505383A (ja) 2007-03-08

Similar Documents

Publication Publication Date Title
DE602004009324D1 (de) Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren
EP3742485B1 (de) Geschichtetes super-retikel-computing: architekturen und verfahren
DE60316776D1 (de) Auf netzwerkdatenspeicherung bezogene operationen
JP2015535630A5 (de)
DE60316458D1 (de) Integrierter schaltkreis und verfahren zum erstellen von transaktionen
KR20060045877A (ko) 정보처리 시스템의 피시아이 익스프레스 고급 스위칭시스템 및 방법
TW200707457A (en) Integrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layers
JP2004326799A (ja) 大規模でスケーラブルなプロセッサ・システムを構築するためのプロセッサ・ブック
DE60228871D1 (de) Skalierbarer router
CN110647232A (zh) 可编程设备区域电网节能的方法与系统
DE60323847D1 (de) Programmierbare pipeline-matrix mit teilweise globalen konfigurationsbussen
KR101077285B1 (ko) 멀티프로세서 시스템들에서 사용하기 위한 프로세서써로게이트와 이를 사용하는 멀티프로세서 시스템
US9124519B2 (en) System guided surrogating control in broadcast and multicast
Fischer et al. FlooNoC: A multi-Tb/s wide NoC for heterogeneous AXI4 traffic
Bhagyanath et al. Exploring different execution paradigms in exposed datapath architectures with buffered processing units
Yamada et al. Folded fat H-tree: An interconnection topology for dynamically reconfigurable processor array
ATE338976T1 (de) Vliw prozessor mit datenueberflussmittel
BR0117030A (pt) Método e entidade de controle para rotear uma chamada entre pelo menos dois elementos de rede lógicos
BR0215978A (pt) Método para projetar uma rede de transporte, programa de computação, e, dispositivo para projetar uma rede de transporte
BP et al. Implementation of a novel fault tolerant routing technique for mesh network on chip
Salunke et al. Design of embedded web server based on NIOS-II soft core processor
TW200629080A (en) Method and apparatus for implementing heterogeneous interconnects
Tiwari et al. An efficient 4X4 Mesh structure with a combination of two NoC router architecture
안세희 et al. Congratulatory Message
Wu et al. Design of a network service processing platform for data path customization

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties