ATE388439T1 - Speicherschnittstelle für systeme mit mehreren prozessoren und einem speichersystem - Google Patents

Speicherschnittstelle für systeme mit mehreren prozessoren und einem speichersystem

Info

Publication number
ATE388439T1
ATE388439T1 AT04765854T AT04765854T ATE388439T1 AT E388439 T1 ATE388439 T1 AT E388439T1 AT 04765854 T AT04765854 T AT 04765854T AT 04765854 T AT04765854 T AT 04765854T AT E388439 T1 ATE388439 T1 AT E388439T1
Authority
AT
Austria
Prior art keywords
cpu
memory
abstract
external memory
time slot
Prior art date
Application number
AT04765854T
Other languages
English (en)
Inventor
Fredrik Angsmark
Tord Nilsson
David Barrow
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Application granted granted Critical
Publication of ATE388439T1 publication Critical patent/ATE388439T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT04765854T 2003-10-08 2004-10-06 Speicherschnittstelle für systeme mit mehreren prozessoren und einem speichersystem ATE388439T1 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US50950303P 2003-10-08 2003-10-08
US51007403P 2003-10-09 2003-10-09
US53096003P 2003-12-19 2003-12-19
US10/857,319 US20050080999A1 (en) 2003-10-08 2004-05-27 Memory interface for systems with multiple processors and one memory system

Publications (1)

Publication Number Publication Date
ATE388439T1 true ATE388439T1 (de) 2008-03-15

Family

ID=34427064

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04765854T ATE388439T1 (de) 2003-10-08 2004-10-06 Speicherschnittstelle für systeme mit mehreren prozessoren und einem speichersystem

Country Status (8)

Country Link
US (1) US20050080999A1 (de)
EP (1) EP1685484B1 (de)
JP (1) JP2007508607A (de)
KR (1) KR101050019B1 (de)
CN (1) CN1864140B (de)
AT (1) ATE388439T1 (de)
DE (1) DE602004012310T2 (de)
WO (1) WO2005041042A2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7409572B1 (en) * 2003-12-05 2008-08-05 Lsi Corporation Low power memory controller with leaded double data rate DRAM package arranged on a two layer printed circuit board
WO2005074138A2 (en) * 2004-01-29 2005-08-11 Koninklijke Philips Electronics N.V. Programmable and pausable clock generation unit
DE102005038567A1 (de) * 2005-08-12 2007-02-15 Micronas Gmbh Multi-Prozessor-Architektur und Verfahren zum Steuern von Speicherzugriff bei einer Multi-Prozess-Architektur
US7647476B2 (en) * 2006-03-14 2010-01-12 Intel Corporation Common analog interface for multiple processor cores
US7752373B2 (en) * 2007-02-09 2010-07-06 Sigmatel, Inc. System and method for controlling memory operations
US9448938B2 (en) 2010-06-09 2016-09-20 Micron Technology, Inc. Cache coherence protocol for persistent memories
US8694737B2 (en) 2010-06-09 2014-04-08 Micron Technology, Inc. Persistent memory for processor main memory
US8799685B2 (en) * 2010-08-25 2014-08-05 Advanced Micro Devices, Inc. Circuits and methods for providing adjustable power consumption
US8613074B2 (en) 2010-09-30 2013-12-17 Micron Technology, Inc. Security protection for memory content of processor main memory
US8789065B2 (en) 2012-06-08 2014-07-22 Throughputer, Inc. System and method for input data load adaptive parallel processing
US8561078B2 (en) * 2011-09-27 2013-10-15 Throughputer, Inc. Task switching and inter-task communications for multi-core processors
US20130117168A1 (en) 2011-11-04 2013-05-09 Mark Henrik Sandstrom Maximizing Throughput of Multi-user Parallel Data Processing Systems
WO2012125149A1 (en) 2011-03-14 2012-09-20 Hewlett-Packard Development Company, L.P. Memory interface
WO2012131884A1 (ja) * 2011-03-28 2012-10-04 富士通株式会社 マルチコアプロセッサシステム
US8683100B1 (en) * 2011-06-21 2014-03-25 Netlogic Microsystems, Inc. Method and apparatus for handling data flow in a multi-chip environment using an interchip interface
US9448847B2 (en) 2011-07-15 2016-09-20 Throughputer, Inc. Concurrent program execution optimization
US10691344B2 (en) 2013-05-30 2020-06-23 Hewlett Packard Enterprise Development Lp Separate memory controllers to access data in memory
US20160239211A1 (en) * 2013-09-30 2016-08-18 Hewlett Packard Enterprise Development Lp Programming memory controllers to allow performance of active memory operations
US11385829B2 (en) * 2019-08-05 2022-07-12 Cypress Semiconductor Corporation Memory controller for non-interfering accesses to nonvolatile memory by different masters, and related systems and methods
US12061803B2 (en) * 2020-10-14 2024-08-13 Microchip Technology Incorporated System with increasing protected storage area and erase protection
CN122228488A (zh) * 2024-10-14 2026-06-16 美光科技公司 记录时延事件用于调试

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US857320A (en) * 1906-03-19 1907-06-18 George Ulett Household-tool.
US857522A (en) * 1906-10-04 1907-06-18 Dell Harding Stovepipe-thimble and flue-stopper.
JPS5434640A (en) * 1977-08-23 1979-03-14 Hitachi Ltd Memory unit
US4164787A (en) * 1977-11-09 1979-08-14 Bell Telephone Laboratories, Incorporated Multiple microprocessor intercommunication arrangement
JPS5953959A (ja) * 1982-09-20 1984-03-28 Nec Corp 共有メモリ装置
JPS62297963A (ja) * 1986-06-18 1987-12-25 Fujitsu Ltd タイムスロツト割り当て回路
US5010476A (en) * 1986-06-20 1991-04-23 International Business Machines Corporation Time multiplexed system for tightly coupling pipelined processors to separate shared instruction and data storage units
US5978831A (en) * 1991-03-07 1999-11-02 Lucent Technologies Inc. Synchronous multiprocessor using tasks directly proportional in size to the individual processors rates
FR2692698A1 (fr) * 1992-06-19 1993-12-24 Sgs Thomson Microelectronics Procédé pour partager une mémoire à accès direct entre deux processeurs asynchrones et circuit électronique pour la mise en Óoeuvre de ce procédé.
US5471588A (en) * 1992-11-25 1995-11-28 Zilog, Inc. Technique and circuit for providing two or more processors with time multiplexed access to a shared system resource
JP3579461B2 (ja) * 1993-10-15 2004-10-20 株式会社ルネサステクノロジ データ処理システム及びデータ処理装置
JP3661235B2 (ja) * 1995-08-28 2005-06-15 株式会社日立製作所 共有メモリシステム、並列型処理装置並びにメモリｌｓｉ
US6256745B1 (en) * 1998-06-05 2001-07-03 Intel Corporation Processor having execution core sections operating at different clock rates
US6891819B1 (en) * 1997-09-05 2005-05-10 Kabushiki Kaisha Toshiba Mobile IP communications scheme incorporating individual user authentication
US6266751B1 (en) * 1997-11-14 2001-07-24 Agere Systems Guardin Corp. Continuously sliding window method and apparatus for sharing single-ported memory banks between two agents
JP2000267928A (ja) * 1999-03-15 2000-09-29 Matsushita Electric Ind Co Ltd メモリ制御装置
US6473821B1 (en) * 1999-12-21 2002-10-29 Visteon Global Technologies, Inc. Multiple processor interface, synchronization, and arbitration scheme using time multiplexed shared memory for real time systems
US7996592B2 (en) * 2001-05-02 2011-08-09 Nvidia Corporation Cross bar multipath resource controller system and method
JP2003114825A (ja) * 2001-10-04 2003-04-18 Hitachi Ltd メモリ制御方法、その制御方法を用いたメモリ制御回路、及びそのメモリ制御回路を搭載する集積回路
US6978389B2 (en) * 2001-12-20 2005-12-20 Texas Instruments Incorporated Variable clocking in an embedded symmetric multiprocessor system
CA2417581C (en) * 2002-01-28 2008-04-01 Research In Motion Limited Multiple-processor wireless mobile communication device
US20050010476A1 (en) * 2003-07-07 2005-01-13 Nubella, Inc. Consumer specific marketing tool method and apparatus

Also Published As

Publication number Publication date
DE602004012310D1 (de) 2008-04-17
CN1864140A (zh) 2006-11-15
JP2007508607A (ja) 2007-04-05
KR101050019B1 (ko) 2011-07-19
EP1685484A2 (de) 2006-08-02
DE602004012310T2 (de) 2009-03-19
CN1864140B (zh) 2013-03-20
KR20060134923A (ko) 2006-12-28
WO2005041042A3 (en) 2005-11-24
EP1685484B1 (de) 2008-03-05
US20050080999A1 (en) 2005-04-14
WO2005041042A2 (en) 2005-05-06

Similar Documents

Publication Publication Date Title
DE602004012310D1 (de) Speicherschnittstelle für systeme mit mehreren prozessoren und einem speichersystem
US7171526B2 (en) Memory controller useable in a data processing system
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
US9563579B2 (en) Method, apparatus, system for representing, specifying and using deadlines
WO2004006091A3 (en) Method and system for allocating bandwidth
BR0302014A (pt) Computação distribuìda baseada em identidade para recursos de dispositivo
ATE338979T1 (de) Adressenraum, bussystem, speicherungssteuerung und einrichtungssystem
DE602004009039D1 (de) Halbleiterspeicherkarte und programm zu ihrer steuerung
DE60327362D1 (de) Cross partition teilung von zustandsinformation
WO2009002752A3 (en) Processing write requests with server having global knowledge
JP2004522235A (ja) 多重プロセッサデバイスにおける不揮発性メモリ装置と方法
US20210382721A1 (en) Central processor-coprocessor synchronization
CN112612583A (zh) 数据同步方法、装置、计算机设备和可读存储介质
DE60100665D1 (de) Mikroprozessor mit zweitem wiedereinordnungsspeicher
BRPI0415551A (pt) sistemas e processos de distribuição de conteúdo
MX2011000292A (es) Sistema de procesamiento con cotrol de acceso a memoria externa.
Kaczmarski Thoughts on intel xeon e5-2600 v2 product family performance optimisation–component selection guidelines
WO2005124556A3 (en) Interface device for debugging and/or tracing a computer system comprising one or multiple masters and one or multiple slaves working together.
CN109891398A (zh) 具有可编程优先级级别的系统仲裁器
WO2015086847A3 (fr) Systeme et procede de gestion de l'usure d'une memoire electronique
TW200745901A (en) I/O-based enforcement of multi-level computer operating modes
US7120749B2 (en) Cache mechanism
JP4953794B2 (ja) バスシステムのバス調停方法及びバスシステム
CN108694125B (zh) 在多处理器环境中在多个任务当中分配共享的存储器
TWI265409B (en) Method and structure of using one basic input/output system (BIOS) memory to start up a computer system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties