ATE393928T1 - Strom-management - Google Patents

Strom-management

Info

Publication number
ATE393928T1
ATE393928T1 AT05749087T AT05749087T ATE393928T1 AT E393928 T1 ATE393928 T1 AT E393928T1 AT 05749087 T AT05749087 T AT 05749087T AT 05749087 T AT05749087 T AT 05749087T AT E393928 T1 ATE393928 T1 AT E393928T1
Authority
AT
Austria
Prior art keywords
processor
architecture
control
local clock
power management
Prior art date
Application number
AT05749087T
Other languages
English (en)
Inventor
Anteneh A Abbo
V Choudhary
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE393928T1 publication Critical patent/ATE393928T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Control Of Electric Motors In General (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
  • Multi Processors (AREA)
AT05749087T 2004-06-21 2005-06-08 Strom-management ATE393928T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP04102845 2004-06-21

Publications (1)

Publication Number Publication Date
ATE393928T1 true ATE393928T1 (de) 2008-05-15

Family

ID=34970743

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05749087T ATE393928T1 (de) 2004-06-21 2005-06-08 Strom-management

Country Status (8)

Country Link
US (1) US7689848B2 (de)
EP (1) EP1779219B1 (de)
JP (1) JP4579979B2 (de)
KR (1) KR20070027598A (de)
CN (1) CN100524168C (de)
AT (1) ATE393928T1 (de)
DE (1) DE602005006422T2 (de)
WO (1) WO2006000929A2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7474488B2 (en) * 2005-08-30 2009-01-06 International Business Machines Corporation Magnetic head, tape drive system, and method
US20070136615A1 (en) * 2005-12-08 2007-06-14 Electronics And Telecommunications Research Institute System and method for reducing power used to execute application program
US7622364B2 (en) 2006-08-18 2009-11-24 International Business Machines Corporation Bond pad for wafer and package for CMOS imager
US7899434B2 (en) * 2006-12-15 2011-03-01 Broadcom Corporation Power management for a mobile communication device and method for use therewith
JP4753895B2 (ja) * 2007-02-20 2011-08-24 ルネサスエレクトロニクス株式会社 遅延調整回路を有するアレイ型プロセッサ
US8161314B2 (en) 2007-04-12 2012-04-17 International Business Machines Corporation Method and system for analog frequency clocking in processor cores
US8918657B2 (en) 2008-09-08 2014-12-23 Virginia Tech Intellectual Properties Systems, devices, and/or methods for managing energy usage
US20110022870A1 (en) * 2009-07-21 2011-01-27 Microsoft Corporation Component power monitoring and workload optimization
US8631256B2 (en) * 2010-12-22 2014-01-14 Via Technologies, Inc. Distributed management of a shared power source to a multi-core microprocessor
JP5674613B2 (ja) 2011-09-22 2015-02-25 株式会社東芝 制御システム、制御方法およびプログラム
US8650423B2 (en) * 2011-10-12 2014-02-11 Qualcomm Incorporated Dynamic voltage and clock scaling control based on running average, variant and trend
WO2013095436A1 (en) * 2011-12-21 2013-06-27 Intel Corporation Method and apparatus for setting an i/o bandwidth-based processor frequency floor
US9910473B2 (en) * 2013-03-14 2018-03-06 Silicon Storage Technology, Inc. Power management for a memory device
CN103218029B (zh) * 2013-04-09 2015-06-17 电子科技大学 一种超低功耗处理器流水线结构
KR102099914B1 (ko) * 2013-10-29 2020-05-15 삼성전자주식회사 영상 처리 장치 및 영상 처리 방법
US9798376B2 (en) * 2015-08-03 2017-10-24 Qualcomm Incorporated Power distribution network (PDN) droop/overshoot mitigation
DE102016106547A1 (de) * 2016-04-11 2017-10-12 Robert Bosch Gmbh Schaltereinrichtung für einen elektromotor, steuereinrichtung, lenksystem

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5530932A (en) * 1994-12-23 1996-06-25 Intel Corporation Cache coherent multiprocessing computer system with reduced power operating features
JP2000047872A (ja) * 1998-08-03 2000-02-18 Hitachi Ltd 低消費電力動作機能を備えたマイクロプロセッサ
US6141762A (en) * 1998-08-03 2000-10-31 Nicol; Christopher J. Power reduction in a multiprocessor digital signal processor based on processor load
JP2000122747A (ja) * 1998-10-12 2000-04-28 Nec Corp ディジタル信号演算処理部の制御装置および方法
US6275969B1 (en) 1999-06-09 2001-08-14 Nec Usa, Inc. Common case optimized circuit structure for high-performance and low-power VLSI designs
US6647502B1 (en) 1999-07-13 2003-11-11 Sony Corporation Method and apparatus for providing power based on the amount of data stored in buffers
JP3887134B2 (ja) * 1999-12-27 2007-02-28 株式会社リコー 画像処理装置
JP3940542B2 (ja) * 2000-03-13 2007-07-04 株式会社ルネサステクノロジ データプロセッサ及びデータ処理システム
TW593567B (en) * 2000-07-31 2004-06-21 Ciba Sc Holding Ag Dispersant compositions improving the heat stability of transparent pigments
JP3971559B2 (ja) * 2000-10-02 2007-09-05 株式会社リコー 並列プロセッサ及びそれを用いた画像処理装置
US6990598B2 (en) * 2001-03-21 2006-01-24 Gallitzin Allegheny Llc Low power reconfigurable systems and methods
JP2003099148A (ja) * 2001-09-19 2003-04-04 Sanyo Electric Co Ltd データ処理装置とこれに利用可能なシステム制御装置およびデータ変換方法
US6785831B2 (en) * 2001-12-06 2004-08-31 Matsushita Electric Industrial Co., Ltd. Power consumption management apparatus
JP2003233434A (ja) * 2001-12-06 2003-08-22 Matsushita Electric Ind Co Ltd 消費電力管理装置
KR100539490B1 (ko) * 2002-01-28 2005-12-29 쿄세라 코포레이션 유전체 자기 조성물 및 유전체 자기
US7149909B2 (en) * 2002-05-09 2006-12-12 Intel Corporation Power management for an integrated graphics device
US7076681B2 (en) * 2002-07-02 2006-07-11 International Business Machines Corporation Processor with demand-driven clock throttling power reduction
US7043649B2 (en) * 2002-11-20 2006-05-09 Portalplayer, Inc. System clock power management for chips with multiple processing modules

Also Published As

Publication number Publication date
DE602005006422T2 (de) 2009-06-18
US20070266268A1 (en) 2007-11-15
EP1779219B1 (de) 2008-04-30
DE602005006422D1 (de) 2008-06-12
CN1973254A (zh) 2007-05-30
CN100524168C (zh) 2009-08-05
KR20070027598A (ko) 2007-03-09
JP4579979B2 (ja) 2010-11-10
WO2006000929A2 (en) 2006-01-05
WO2006000929A3 (en) 2006-03-30
JP2008503822A (ja) 2008-02-07
US7689848B2 (en) 2010-03-30
EP1779219A2 (de) 2007-05-02

Similar Documents

Publication Publication Date Title
ATE393928T1 (de) Strom-management
CN106537285A (zh) 处理器温度的平衡控制
US10419198B2 (en) Clock frequency adjustment for semi-conductor devices
ATE206539T1 (de) Lose gekoppelte, synchronisierte ausführung
WO2007135678B1 (en) Direct digital speaker apparatus having a desired directivity pattern
KR102014867B1 (ko) 멀티 프로세서 동적 비대칭 및 대칭 모드 전환을 위한 하드웨어 장치 및 방법
US20210223847A1 (en) Method of operating semiconductor device
BRPI0600274A (pt) sincronização de programas de vÈo operacionais múltiplos
US20240311334A1 (en) Methods and Circuits for Streaming Data to Processing Elements in Stacked Processor-Plus-Memory Architecture
WO2006005025A3 (en) Thread-based clock enabling in a multi-threaded processor
WO2005109221A3 (en) A bit serial processing element for a simd array processor
Liang et al. SmartCell: An energy efficient coarse-grained reconfigurable architecture for stream-based applications
JP4566180B2 (ja) 演算処理装置およびクロック制御方法
JP7495422B2 (ja) 適応的な相互接続ルーティングのためのシステム、装置及び方法
Chehaitly et al. A fast and configurable architecture for discrete wavelet packet transform
Wang et al. Hera: A reconfigurable and mixed-mode parallel computing engine on platform fpgas
US20180143940A1 (en) Data processor
WO2002037270A3 (en) Hardware loops
JP2006512661A (ja) 処理システム
Heysters et al. Montium-balancing between energy-efficiency, flexibility and performance
US8072250B2 (en) Reset signal distribution
CN223272829U (zh) 运算单元、芯片、算力板及计算设备
Raghavachari et al. Review of recent trends in Coarse Grain Reconfigurable Architectures for signal processing applications
Sano et al. Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes
Nouri et al. Power mitigation of a heterogeneous multicore architecture by frequency scaling in an OFDM receiver test case

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties