ATE395806T1 - Verfahren zur vergrösserung einer routing-dichte für eine leiterplatte und eine solche leiterplatte - Google Patents

Verfahren zur vergrösserung einer routing-dichte für eine leiterplatte und eine solche leiterplatte

Info

Publication number
ATE395806T1
ATE395806T1 AT05702886T AT05702886T ATE395806T1 AT E395806 T1 ATE395806 T1 AT E395806T1 AT 05702886 T AT05702886 T AT 05702886T AT 05702886 T AT05702886 T AT 05702886T AT E395806 T1 ATE395806 T1 AT E395806T1
Authority
AT
Austria
Prior art keywords
circuit board
layer
electrical contacts
increase
subset
Prior art date
Application number
AT05702886T
Other languages
English (en)
Inventor
Lily Zhao
Michael Loo
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE395806T1 publication Critical patent/ATE395806T1/de

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H05K1/114—Pad being close to via, but not surrounding the via
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09227—Layout details of a plurality of traces, e.g. escape layout for Ball Grid Array [BGA] mounting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Sorting Of Articles (AREA)
AT05702886T 2004-02-04 2005-02-03 Verfahren zur vergrösserung einer routing-dichte für eine leiterplatte und eine solche leiterplatte ATE395806T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US54126104P 2004-02-04 2004-02-04

Publications (1)

Publication Number Publication Date
ATE395806T1 true ATE395806T1 (de) 2008-05-15

Family

ID=34837472

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05702886T ATE395806T1 (de) 2004-02-04 2005-02-03 Verfahren zur vergrösserung einer routing-dichte für eine leiterplatte und eine solche leiterplatte

Country Status (8)

Country Link
US (1) US20080251286A1 (de)
EP (1) EP1714530B1 (de)
JP (1) JP2007520888A (de)
CN (1) CN100525578C (de)
AT (1) ATE395806T1 (de)
DE (1) DE602005006745D1 (de)
TW (1) TW200531611A (de)
WO (1) WO2005076677A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100175911A1 (en) * 2009-01-15 2010-07-15 Ralph Morrison High-Speed Two-Layer and Multilayer Circuit Boards
TWI433614B (zh) 2011-08-23 2014-04-01 Mstar Semiconductor Inc 製作於印刷電路板上的球柵陣列
CN105704918B (zh) * 2016-02-01 2018-09-07 浪潮(北京)电子信息产业有限公司 一种高密度印制电路板
CN107734842A (zh) * 2017-09-22 2018-02-23 郑州云海信息技术有限公司 一种提升高密度孔印刷电路板信赖性的方法
US11640934B2 (en) * 2018-03-30 2023-05-02 Intel Corporation Lithographically defined vertical interconnect access (VIA) in dielectric pockets in a package substrate
US10784199B2 (en) * 2019-02-20 2020-09-22 Micron Technology, Inc. Component inter-digitated VIAS and leads
CN111739807B (zh) * 2020-08-06 2020-11-24 上海肇观电子科技有限公司 布线设计方法、布线结构以及倒装芯片

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5784262A (en) * 1995-11-06 1998-07-21 Symbios, Inc. Arrangement of pads and through-holes for semiconductor packages
US5753976A (en) * 1996-06-14 1998-05-19 Minnesota Mining And Manufacturing Company Multi-layer circuit having a via matrix interlayer connection
US6162997A (en) * 1997-06-03 2000-12-19 International Business Machines Corporation Circuit board with primary and secondary through holes
US6232564B1 (en) * 1998-10-09 2001-05-15 International Business Machines Corporation Printed wiring board wireability enhancement
US6198635B1 (en) * 1999-05-18 2001-03-06 Vsli Technology, Inc. Interconnect layout pattern for integrated circuit packages and the like
US6150729A (en) * 1999-07-01 2000-11-21 Lsi Logic Corporation Routing density enhancement for semiconductor BGA packages and printed wiring boards
US6762366B1 (en) * 2001-04-27 2004-07-13 Lsi Logic Corporation Ball assignment for ball grid array package
CN1215394C (zh) * 2002-06-14 2005-08-17 威盛电子股份有限公司 多层电路板的电源层和电脑系统的电路结构

Also Published As

Publication number Publication date
EP1714530B1 (de) 2008-05-14
WO2005076677A1 (en) 2005-08-18
JP2007520888A (ja) 2007-07-26
CN1914962A (zh) 2007-02-14
TW200531611A (en) 2005-09-16
CN100525578C (zh) 2009-08-05
DE602005006745D1 (de) 2008-06-26
EP1714530A1 (de) 2006-10-25
US20080251286A1 (en) 2008-10-16

Similar Documents

Publication Publication Date Title
TW200623318A (en) Method for fabricating a multi-layer circuit board with fine pitch
EP1737039A3 (de) Halbleitergehäuse
FI20060447A7 (fi) Menetelmä elektronisilla komponenteilla upotetun piirilevyn valmistamiseksi
EP1592061A3 (de) Mehrlagensubstrat mit internen Komponenten
EP1549118A3 (de) Gedruckte Leiterplatte mit geringem Übersprechungsrauschen
TW200802841A (en) Light-emitting device, method for making same, and electronic apparatus
DE602007012890D1 (de) Kontaktierung von elektrochromen anordnungen
JP2010518548A5 (de)
NO20011330D0 (no) Vertikale elektriske forbindelser i en stabel
TW200701853A (en) Structure of circuit board and method for fabricating the same
DE602009001232D1 (de) Leiterplatte und Herstellungsverfahren dafür
CN104602446A (zh) 基板结构及其制作方法
JP2016076552A (ja) 発光素子実装基板
ATE395806T1 (de) Verfahren zur vergrösserung einer routing-dichte für eine leiterplatte und eine solche leiterplatte
TW200610462A (en) Substrate manufacturing method and circuit board
TW200634999A (en) Multilayer wiring board and its manufacturing method
TW200943518A (en) Systems and methods for ball grid array (BGA) escape routing
TW200614886A (en) Wiring substrate and semiconductor device using the same
TW200610466A (en) Method for fabricating conductive bumps of a circuit board
WO2007131256A3 (de) Verfahren zum festlegen eines elektronischen bauteils auf einer leiterplatte sowie system bestehend aus einer leiterplatte und wenigstens einem elektronischen bauteil
EP1753275A3 (de) Benutzung von der Reihen/Kolonnen von Mikro- vias in einem BGA-Verbindungsgitter für einen optimierten Leiterbahnenverlauf
RU2013100939A (ru) Многослойная печатная плата и способ ее изготовления
US20120181065A1 (en) Multi-Layered Circuit Board Device
CN104902698A (zh) 电路板金手指的加工方法和具有金手指的电路板
TW200721431A (en) Reinforced interconnection structures, methods for forming the same, fuse structures and integrated circuit chips

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties