ATE408152T1 - Prüfung von schaltungen mit mehreren taktdomänen - Google Patents

Prüfung von schaltungen mit mehreren taktdomänen

Info

Publication number
ATE408152T1
ATE408152T1 AT05702664T AT05702664T ATE408152T1 AT E408152 T1 ATE408152 T1 AT E408152T1 AT 05702664 T AT05702664 T AT 05702664T AT 05702664 T AT05702664 T AT 05702664T AT E408152 T1 ATE408152 T1 AT E408152T1
Authority
AT
Austria
Prior art keywords
flop
flip
data
clock domain
response
Prior art date
Application number
AT05702664T
Other languages
English (en)
Inventor
Johannes Dingemanse
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE408152T1 publication Critical patent/ATE408152T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318552—Clock circuits details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594—Timing aspects

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
  • Radar Systems Or Details Thereof (AREA)
AT05702664T 2004-01-19 2005-01-13 Prüfung von schaltungen mit mehreren taktdomänen ATE408152T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP04100143 2004-01-19

Publications (1)

Publication Number Publication Date
ATE408152T1 true ATE408152T1 (de) 2008-09-15

Family

ID=34802651

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05702664T ATE408152T1 (de) 2004-01-19 2005-01-13 Prüfung von schaltungen mit mehreren taktdomänen

Country Status (7)

Country Link
US (1) US7565591B2 (de)
EP (1) EP1709455B1 (de)
JP (1) JP2007518988A (de)
CN (1) CN100554989C (de)
AT (1) ATE408152T1 (de)
DE (1) DE602005009659D1 (de)
WO (1) WO2005071426A1 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5160039B2 (ja) * 2006-02-10 2013-03-13 ルネサスエレクトロニクス株式会社 半導体装置及びそのテスト回路の追加方法
FR2897440A1 (fr) * 2006-02-10 2007-08-17 St Microelectronics Sa Circuit electronique comprenant un mode de test securise par rupture d'une chaine de test, et procede associe.
JP4091957B2 (ja) 2006-02-17 2008-05-28 インターナショナル・ビジネス・マシーンズ・コーポレーション 複数のクロック発生回路を含むテスト可能な集積回路
JP4845543B2 (ja) * 2006-03-15 2011-12-28 富士通セミコンダクター株式会社 遅延故障試験回路
JP4815326B2 (ja) * 2006-10-31 2011-11-16 富士通株式会社 集積回路のタイミング不良改善装置、並びに、集積回路のタイミング不良診断装置および方法、並びに、集積回路
US20090228751A1 (en) * 2007-05-22 2009-09-10 Tilman Gloekler method for performing logic built-in-self-test cycles on a semiconductor chip and a corresponding semiconductor chip with a test engine
JP2010261768A (ja) * 2009-05-01 2010-11-18 Sony Corp 半導体集積回路、情報処理装置、および出力データ拡散方法、並びにプログラム
JP2011007589A (ja) * 2009-06-25 2011-01-13 Renesas Electronics Corp テスト方法、テスト制御プログラム及び半導体装置
CN102183721B (zh) * 2010-12-14 2014-05-14 青岛海信信芯科技有限公司 多时钟域测试方法及测试电路
JP6054597B2 (ja) * 2011-06-23 2016-12-27 ラピスセミコンダクタ株式会社 半導体集積回路
US8812921B2 (en) 2011-10-25 2014-08-19 Lsi Corporation Dynamic clock domain bypass for scan chains
US8645778B2 (en) 2011-12-31 2014-02-04 Lsi Corporation Scan test circuitry with delay defect bypass functionality
US8726108B2 (en) 2012-01-12 2014-05-13 Lsi Corporation Scan test circuitry configured for bypassing selected segments of a multi-segment scan chain
GB2507049A (en) 2012-10-16 2014-04-23 Ibm Synchronizing Trace Data
US9086457B2 (en) * 2013-03-26 2015-07-21 International Business Machines Corporation Scan chain latch design that improves testability of integrated circuits
FR3023027B1 (fr) * 2014-06-27 2016-07-29 St Microelectronics Crolles 2 Sas Procede de gestion du fonctionnement d'un circuit redondant a vote majoritaire et dispositif associe
KR102222643B1 (ko) 2014-07-07 2021-03-04 삼성전자주식회사 스캔 체인 회로 및 이를 포함하는 집적 회로
CN106712922A (zh) * 2015-11-12 2017-05-24 上海远景数字信息技术有限公司 一种高精度时钟信号测试系统及方法
US10649487B2 (en) * 2018-07-05 2020-05-12 Microchip Technology Incorporated Fail-safe clock monitor with fault injection
US10775435B1 (en) * 2018-11-01 2020-09-15 Cadence Design Systems, Inc. Low-power shift with clock staggering
US12277372B2 (en) * 2021-04-16 2025-04-15 Synopsys, Inc. Multi-cycle test generation and source-based simulation

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2225879C (en) * 1997-12-29 2001-05-01 Jean-Francois Cote Clock skew management method and apparatus
US6966021B2 (en) * 1998-06-16 2005-11-15 Janusz Rajski Method and apparatus for at-speed testing of digital circuits
US6327684B1 (en) * 1999-05-11 2001-12-04 Logicvision, Inc. Method of testing at-speed circuits having asynchronous clocks and controller for use therewith
US6442722B1 (en) * 1999-10-29 2002-08-27 Logicvision, Inc. Method and apparatus for testing circuits with multiple clocks
DE10039001A1 (de) 2000-08-10 2002-02-21 Philips Corp Intellectual Pty Anordnung zum Testen eines integrierten Schaltkreises
US7191373B2 (en) * 2001-03-01 2007-03-13 Syntest Technologies, Inc. Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques
US6954887B2 (en) * 2001-03-22 2005-10-11 Syntest Technologies, Inc. Multiple-capture DFT system for scan-based integrated circuits
US7134061B2 (en) * 2003-09-08 2006-11-07 Texas Instruments Incorporated At-speed ATPG testing and apparatus for SoC designs having multiple clock domain using a VLCT test platform

Also Published As

Publication number Publication date
US20070186132A1 (en) 2007-08-09
WO2005071426A1 (en) 2005-08-04
DE602005009659D1 (de) 2008-10-23
CN100554989C (zh) 2009-10-28
JP2007518988A (ja) 2007-07-12
EP1709455A1 (de) 2006-10-11
CN1910465A (zh) 2007-02-07
US7565591B2 (en) 2009-07-21
EP1709455B1 (de) 2008-09-10

Similar Documents

Publication Publication Date Title
ATE408152T1 (de) Prüfung von schaltungen mit mehreren taktdomänen
CA2225879A1 (en) Clock skew management method and apparatus
US10069635B2 (en) Methods and systems for achieving system-level counterfeit protection in integrated chips
US20090106608A1 (en) Apparatus and method for selectively implementing launch off scan capability in at speed testing
CN106066453A (zh) 串行线调试桥
US20180328988A1 (en) Controlling a transition between a functional mode and a test mode
CN104951698A (zh) 能检测不活跃硬件木马的电路安全可测性设计方法及对硬件木马的检测方法
TW202343462A (zh) 用於測試多週期路徑電路的測試電路系統
US9858382B2 (en) Computer program product for timing analysis of integrated circuit
DE602006013600D1 (de) Testen einer integrierten schaltung mit mehreren taktdomänen
US7343499B2 (en) Method and apparatus to generate circuit energy models with multiple clock gating inputs
JP6062795B2 (ja) 半導体装置
US7913132B2 (en) System and method for scanning sequential logic elements
US9262291B2 (en) Test device and operating method thereof
US7783943B2 (en) Method and apparatus for testing a random access memory device
GB2508172A (en) A power-on reset signal generator which can detect short transient dips in the power supply voltage
US20150193564A1 (en) System and method for using clock chain signals of an on-chip clock controller to control cross-domain paths
CN100414941C (zh) 基于延迟预报的自适应数据处理方案
US20250102570A1 (en) Testing multi-cycle paths based on clock pattern
US20090129196A1 (en) Semiconductor integrated circuit
US11879938B2 (en) Method for detecting perturbations in a logic circuit and logic circuit for implementing this method
US7346866B2 (en) Method and apparatus to generate circuit energy models with clock gating
US20050246599A1 (en) System and method for testing input and output characterization on an integrated circuit device
US20050193299A1 (en) Method and/or apparatus for performing static timing analysis on a chip in scan mode with multiple scan clocks
ATE396484T1 (de) Verfahren zur erkennung von resistiv-offen- defekten in halbleiterspeichern

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties