ATE410043T1 - Verfahren zur herstellung einer laminierten leiterplatte - Google Patents

Verfahren zur herstellung einer laminierten leiterplatte

Info

Publication number
ATE410043T1
ATE410043T1 AT00974728T AT00974728T ATE410043T1 AT E410043 T1 ATE410043 T1 AT E410043T1 AT 00974728 T AT00974728 T AT 00974728T AT 00974728 T AT00974728 T AT 00974728T AT E410043 T1 ATE410043 T1 AT E410043T1
Authority
AT
Austria
Prior art keywords
sub
circuit board
resinous
printed circuit
formed flat
Prior art date
Application number
AT00974728T
Other languages
English (en)
Inventor
Eric Beyne
Francois Lechleiter
Original Assignee
Imec Inter Uni Micro Electr
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imec Inter Uni Micro Electr filed Critical Imec Inter Uni Micro Electr
Application granted granted Critical
Publication of ATE410043T1 publication Critical patent/ATE410043T1/de

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • H05K3/4655—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern by using a laminate characterized by the insulating layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0352—Differences between the conductors of different layers of a multilayer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0358—Resin coated copper [RCC]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0147—Carriers and holders
    • H05K2203/0152—Temporary metallic carrier, e.g. for transferring material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0353—Making conductive layer thin, e.g. by etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/066—Transfer laminating of insulating material, e.g. resist as a whole layer, not as a pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/068—Features of the lamination press or of the lamination process, e.g. using special separator sheets
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0756—Uses of liquids, e.g. rinsing, coating, dissolving
    • H05K2203/0769—Dissolving insulating materials, e.g. coatings, not used for developing resist after exposure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15—Position of the PCB during processing
    • H05K2203/1581—Treating the backside of the PCB, e.g. for heating during soldering or providing a liquid coating on the backside
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/022—Processes for manufacturing precursors of printed circuits, i.e. copper-clad substrates
    • H05K3/025—Processes for manufacturing precursors of printed circuits, i.e. copper-clad substrates by transfer of thin metal foil formed on a temporary carrier, e.g. peel-apart copper
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
AT00974728T 1999-11-05 2000-11-06 Verfahren zur herstellung einer laminierten leiterplatte ATE410043T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16366699P 1999-11-05 1999-11-05

Publications (1)

Publication Number Publication Date
ATE410043T1 true ATE410043T1 (de) 2008-10-15

Family

ID=22591040

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00974728T ATE410043T1 (de) 1999-11-05 2000-11-06 Verfahren zur herstellung einer laminierten leiterplatte

Country Status (5)

Country Link
EP (1) EP1226743B1 (de)
JP (1) JP4488664B2 (de)
AT (1) ATE410043T1 (de)
DE (1) DE60040408D1 (de)
WO (1) WO2001033925A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017069399A (ja) * 2015-09-30 2017-04-06 凸版印刷株式会社 インターポーザ、半導体装置及び半導体装置の製造方法
CN106524882B (zh) * 2016-11-22 2018-10-19 上海美维科技有限公司 一种压机平坦度测试方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0666552B2 (ja) * 1989-08-28 1994-08-24 住友金属鉱山株式会社 銅ポリイミド多層基板の製造方法
JP2938341B2 (ja) * 1994-04-28 1999-08-23 沖電気工業株式会社 同軸構造の配線の形成方法
JPH0883962A (ja) * 1994-09-09 1996-03-26 Toagosei Co Ltd 銅張積層板、プリント配線板の製造方法および多層プリント配線板の製造方法
JPH091728A (ja) * 1995-06-20 1997-01-07 Asahi Chem Ind Co Ltd 樹脂付金属箔、逐次多層積層板及びその製法
US5672226A (en) * 1995-10-11 1997-09-30 Delco Electronics Corporation Process of forming multilayer circuit boards
JP3642903B2 (ja) * 1996-10-28 2005-04-27 日本電信電話株式会社 薄膜形成方法
WO1998047332A1 (en) * 1997-04-16 1998-10-22 Alliedsignal Inc. Positive working photodefinable resin coated metal for mass production of microvias in multilayer printed wiring boards
FI982568A7 (fi) * 1997-12-02 1999-06-03 Samsung Electro Mech Menetelmä monikerroksisen painetun piirilevyn valmistamiseksi
JPH11298144A (ja) * 1998-04-15 1999-10-29 Sanwa New Multi Kk 多層プリント配線板の製造方法
JPH11307933A (ja) * 1998-04-18 1999-11-05 Ibiden Co Ltd 多層プリント配線板の製造方法

Also Published As

Publication number Publication date
DE60040408D1 (de) 2008-11-13
JP4488664B2 (ja) 2010-06-23
EP1226743B1 (de) 2008-10-01
WO2001033925A1 (en) 2001-05-10
EP1226743A1 (de) 2002-07-31
JP2003513456A (ja) 2003-04-08

Similar Documents

Publication Publication Date Title
FI126775B (fi) Monikerroksinen levy ja menetelmä sen valmistamiseksi
KR850005223A (ko) 금속과 수지와의 복합체 및 그 제조방법
DE69211693D1 (de) Verfahren zur herstellung einer mehrschichtigen leiterplatte
TW200410621A (en) Flexible rigid printed circuit board and method of fabricating the board
CA2320064A1 (en) Method of making microwave, multifunction modules using fluoropolymer composite substrates
MY115624A (en) Composite foil of aluminum and copper
EP0851726A3 (de) Zwischenschichtklebefilm für mehrschichtige gedruckte Leiterplatte und mehrschichtige gedruckte Leiterplatte unter Verwendung desselben
CN104717839B (zh) 厚铜电路板及其制作方法
CN100469215C (zh) 多层电路基板及其制造方法
EP0282625A3 (de) Verfahren zur Herstellung einer gedruckten Mehrschichtleiterplatte vom starren Typ
EP1272021A3 (de) Verfahren zur Herstellung eines Metallfolien-Verbundprodukts und Verfahren zur Herstellung einer Leiterplatte
EP1255428A3 (de) Leiterplatte und Verfahren zu deren Herstellung
JP3488839B2 (ja) プリント配線基板の製造方法
EP1404165A4 (de) Verfahren zur herstellung mehrschichtiger leiterplatten
TW200635464A (en) Method for producing printed wiring board
JP3956667B2 (ja) 回路基板およびその製造方法
DE60040408D1 (de) Verfahren zur herstellung einer laminierten leiterplatte
JP2010056231A (ja) 配線基板の製造方法
KR20180060695A (ko) 리지드 플렉시블 임베디드 인쇄회로기판 제조방법
JP3738536B2 (ja) プリント配線基板の製造方法
EP1179972B1 (de) Verfahren zum Füllen von Lochern für eine Leiterplatte
EP1265470A3 (de) Verfahren zum Herstellen einer Schaltungsplatte
DE69312073D1 (de) Herstellungsverfahren einer vielschicht-leiterplatte
JPH08288649A (ja) 多層プリント配線板の製造方法
JP4061310B2 (ja) プリント配線基板の製造方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties