ATE410734T1 - System und verfahren für dynamisches vorausladen von daten - Google Patents

System und verfahren für dynamisches vorausladen von daten

Info

Publication number
ATE410734T1
ATE410734T1 AT06786072T AT06786072T ATE410734T1 AT E410734 T1 ATE410734 T1 AT E410734T1 AT 06786072 T AT06786072 T AT 06786072T AT 06786072 T AT06786072 T AT 06786072T AT E410734 T1 ATE410734 T1 AT E410734T1
Authority
AT
Austria
Prior art keywords
dynamic data
data preloading
memory access
access latency
prefetch
Prior art date
Application number
AT06786072T
Other languages
English (en)
Inventor
Victor Lau
Pak-Lung Seto
Eric Dehaemer
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE410734T1 publication Critical patent/ATE410734T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656—Data buffering arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0611—Improving I/O performance in relation to response time
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0674—Disk device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Information Transfer Between Computers (AREA)
AT06786072T 2005-06-30 2006-06-29 System und verfahren für dynamisches vorausladen von daten ATE410734T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/172,226 US8370581B2 (en) 2005-06-30 2005-06-30 System and method for dynamic data prefetching

Publications (1)

Publication Number Publication Date
ATE410734T1 true ATE410734T1 (de) 2008-10-15

Family

ID=37114594

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06786072T ATE410734T1 (de) 2005-06-30 2006-06-29 System und verfahren für dynamisches vorausladen von daten

Country Status (7)

Country Link
US (1) US8370581B2 (de)
EP (1) EP1896953B1 (de)
JP (1) JP4616391B2 (de)
AT (1) ATE410734T1 (de)
DE (1) DE602006003099D1 (de)
TW (1) TWI358019B (de)
WO (1) WO2007005694A2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7809068B2 (en) * 2005-12-28 2010-10-05 Intel Corporation Integrated circuit capable of independently operating a plurality of communication channels
US8325602B2 (en) * 2008-12-18 2012-12-04 Cisco Technology, Inc. Method and system to manage network traffic congestion in networks with link layer flow control
US8443151B2 (en) * 2009-11-09 2013-05-14 Intel Corporation Prefetch optimization in shared resource multi-core systems
US8291171B2 (en) 2009-11-30 2012-10-16 Hewlett-Packard Development Company, L.P. Altering prefetch depth based on ready data
US9769285B2 (en) 2011-06-14 2017-09-19 Google Inc. Access to network content
US8856447B2 (en) 2012-07-17 2014-10-07 Apple Inc. Converting memory accesses near barriers into prefetches
US8949487B1 (en) 2013-07-29 2015-02-03 Western Digital Technologies, Inc. Data transmission from data storage device
GB2517195A (en) * 2013-08-15 2015-02-18 Ibm Computer system productivity monitoring
KR102783145B1 (ko) * 2024-08-21 2025-03-19 리벨리온 주식회사 Dma를 이용한 데이터 처리 방법 및 전자 장치

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3898624A (en) 1973-06-14 1975-08-05 Amdahl Corp Data processing system with variable prefetch and replacement algorithms
JPH02122345A (ja) 1988-11-01 1990-05-10 Mitsubishi Electric Corp 記憶制御装置
JP2914834B2 (ja) 1992-09-14 1999-07-05 株式会社東芝 磁気ディスク装置
JP3608804B2 (ja) 1993-05-14 2005-01-12 株式会社ソニー・コンピュータエンタテインメント バス制御装置
JP2000048586A (ja) 1998-07-30 2000-02-18 Fujitsu Ltd 不揮発性半導体記憶装置
EP1253521B1 (de) 2001-04-24 2011-01-26 Rambus Inc. Verfahren und Vorrichtung zur Signalisierung zwischen Geräten eines Speichersystems
US6792496B2 (en) * 2001-08-02 2004-09-14 Intel Corporation Prefetching data for peripheral component interconnect devices
JP2003296266A (ja) 2002-04-04 2003-10-17 Sharp Corp バス接続装置およびデータ転送制御方法
JP2003337764A (ja) 2002-05-22 2003-11-28 Canon Inc 情報処理装置および情報処理装置のデータ転送方法およびプログラムおよび記憶媒体
US6983356B2 (en) 2002-12-19 2006-01-03 Intel Corporation High performance memory device-state aware chipset prefetcher
US6959374B2 (en) * 2003-01-29 2005-10-25 Sun Microsystems, Inc. System including a memory controller configured to perform pre-fetch operations including dynamic pre-fetch control
US7146467B2 (en) * 2003-04-14 2006-12-05 Hewlett-Packard Development Company, L.P. Method of adaptive read cache pre-fetching to increase host read throughput
US7228387B2 (en) * 2003-06-30 2007-06-05 Intel Corporation Apparatus and method for an adaptive multiple line prefetcher

Also Published As

Publication number Publication date
EP1896953B1 (de) 2008-10-08
TWI358019B (en) 2012-02-11
JP4616391B2 (ja) 2011-01-19
WO2007005694A2 (en) 2007-01-11
TW200710650A (en) 2007-03-16
EP1896953A2 (de) 2008-03-12
US8370581B2 (en) 2013-02-05
JP2008547138A (ja) 2008-12-25
DE602006003099D1 (de) 2008-11-20
WO2007005694A3 (en) 2007-06-28
US20070005903A1 (en) 2007-01-04

Similar Documents

Publication Publication Date Title
ATE368891T1 (de) Verfahren und vorrichtungen zur stride- profilierung einer softwareanwendung
WO2009010972A3 (en) Device, system, and method of publishing information to multiple subscribers
BRPI0912268A2 (pt) dispositivo e método de navegação
TW200746157A (en) Systems, methods, and apparatuses for using the same memory type in an error check mode and a non-error check mode
EA201100389A1 (ru) Генератор пакетов данных, способ определения положения и передачи пароля
ATE509317T1 (de) Verfahren und vorrichtung zur bereitstellung von unabhängigem logischem adressenraum und zugangsverwaltung
WO2010062816A3 (en) System and method for providing advertisement data to a mobile computing device
MY158671A (en) Techniques for positioning a vehicle
ATE535868T1 (de) Verfahren und vorrichtung zur aufzeichnung von datenadressen
MX2007011471A (es) Metodos y aparato para utilizar informacion del comportamiento de miembros de la audiencia para determinar el cumplimiento con los requisitos de uso del sistema de medicion de audiencia.
SE0501777L (sv) Mätförfarande och mätanordning
EP2589257A4 (de) Verfahren und vorrichtungen zur steuerung des aufrufs eines sensors
TW200502954A (en) Cache integrity apparatus, systems, and methods
ATE512441T1 (de) Bereitstellung von energiereduktion bei der datenspeicherung in einem speicher
ATE410734T1 (de) System und verfahren für dynamisches vorausladen von daten
ATE481713T1 (de) Verfahren und vorrichtung für mehrere zeilen- cache-speicher pro bank
DE602007007566D1 (de) Verschleierung von Speicherzugriffsmustern
TW200630987A (en) Method for tuning write strategy parameters of an optical storage device, and system thereof
ATE510443T1 (de) Zugangspunkt und sensor eines drahtlosen computernetzes
TW200745852A (en) Method and system for symmetric allocation for a shared L2 mapping cache
DE602004016758D1 (de) Spekulatives Vorabrufen eines Protokollsteuerblocks aus einer externen Speichereinheit
EP2169631A3 (de) Dynamische Fahrzeuginformationsverwaltung
NO20044626L (no) Parametriske FK-teknikker for seismiske anvendelser
ATE547770T1 (de) Tragbarer datenträger
WO2009114767A3 (en) Service-oriented architecture system and method

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties