ATE410742T1 - Verfahren und vorrichtung zur verhinderung des klonens von sicherheitselementen - Google Patents

Verfahren und vorrichtung zur verhinderung des klonens von sicherheitselementen

Info

Publication number
ATE410742T1
ATE410742T1 AT03811304T AT03811304T ATE410742T1 AT E410742 T1 ATE410742 T1 AT E410742T1 AT 03811304 T AT03811304 T AT 03811304T AT 03811304 T AT03811304 T AT 03811304T AT E410742 T1 ATE410742 T1 AT E410742T1
Authority
AT
Austria
Prior art keywords
security element
nvm
rng
security elements
random number
Prior art date
Application number
AT03811304T
Other languages
English (en)
Inventor
Reuben Sumner
Original Assignee
Nds Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nds Ltd filed Critical Nds Ltd
Application granted granted Critical
Publication of ATE410742T1 publication Critical patent/ATE410742T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
    • G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Storage Device Security (AREA)
  • Read Only Memory (AREA)
  • Burglar Alarm Systems (AREA)
  • Container Filling Or Packaging Operations (AREA)
AT03811304T 2003-03-31 2003-03-31 Verfahren und vorrichtung zur verhinderung des klonens von sicherheitselementen ATE410742T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IL2003/000263 WO2004088484A1 (en) 2003-03-31 2003-03-31 Method and apparatus for preventing cloning of security elements

Publications (1)

Publication Number Publication Date
ATE410742T1 true ATE410742T1 (de) 2008-10-15

Family

ID=33104938

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03811304T ATE410742T1 (de) 2003-03-31 2003-03-31 Verfahren und vorrichtung zur verhinderung des klonens von sicherheitselementen

Country Status (9)

Country Link
US (1) US7370192B2 (de)
EP (1) EP1616229B1 (de)
JP (1) JP4447470B2 (de)
KR (1) KR100948043B1 (de)
AT (1) ATE410742T1 (de)
AU (1) AU2003227312A1 (de)
DE (1) DE60324034D1 (de)
ES (1) ES2314286T3 (de)
WO (1) WO2004088484A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4516347B2 (ja) * 2004-04-16 2010-08-04 株式会社三井ハイテック 研削方法
US8321686B2 (en) * 2005-02-07 2012-11-27 Sandisk Technologies Inc. Secure memory card with life cycle phases
US8108691B2 (en) * 2005-02-07 2012-01-31 Sandisk Technologies Inc. Methods used in a secure memory card with life cycle phases
US8423788B2 (en) * 2005-02-07 2013-04-16 Sandisk Technologies Inc. Secure memory card with life cycle phases
US8397081B2 (en) 2005-06-22 2013-03-12 Freescale Semiconductor, Inc. Device and method for securing software
US7743409B2 (en) 2005-07-08 2010-06-22 Sandisk Corporation Methods used in a mass storage device with automated credentials loading
EP2158718B1 (de) 2007-05-18 2019-04-17 Verimatrix, Inc. System und verfahren zum definieren von programmierbaren verarbeitungsschritten, die beim schutz der daten angewandt werden
KR101436982B1 (ko) * 2007-10-12 2014-09-03 삼성전자주식회사 반도체 집적 회로 및 그것의 검사 방법
KR102154187B1 (ko) 2014-08-07 2020-09-09 삼성전자 주식회사 메모리 장치, 메모리 시스템 및 메모리 시스템의 동작 방법
KR20210145341A (ko) 2020-05-25 2021-12-02 삼성전자주식회사 비휘발성 메모리 장치에서의 데이터 암호화 방법, 비휘발성 메모리 장치 및 사용자 장치

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996021225A1 (en) * 1995-01-06 1996-07-11 Vlsi Technology, Inc. On-chip randomly self-programmable non-volatile memory architecture
US5832090A (en) * 1995-08-10 1998-11-03 Hid Corporation Radio frequency transponder stored value system employing a secure encryption protocol
US6012636A (en) * 1997-04-22 2000-01-11 Smith; Frank E. Multiple card data system having first and second memory elements including magnetic strip and fingerprints scanning means
US20020047049A1 (en) * 2000-09-13 2002-04-25 David Perron Authentication device with self-personalization capabilities
KR100406009B1 (ko) * 2001-04-24 2003-11-17 장홍종 각다중화 홀로그램을 이용한 스마트 카드의 위·변조 방지방법 및 시스템

Also Published As

Publication number Publication date
EP1616229A1 (de) 2006-01-18
JP2006514373A (ja) 2006-04-27
KR100948043B1 (ko) 2010-03-19
KR20060023930A (ko) 2006-03-15
EP1616229B1 (de) 2008-10-08
WO2004088484A1 (en) 2004-10-14
ES2314286T3 (es) 2009-03-16
US20050123132A1 (en) 2005-06-09
JP4447470B2 (ja) 2010-04-07
AU2003227312A1 (en) 2004-10-25
DE60324034D1 (de) 2008-11-20
US7370192B2 (en) 2008-05-06

Similar Documents

Publication Publication Date Title
JP5517535B2 (ja) 攻撃に対するマイクロ回路の保護方法及びデバイス
US7584386B2 (en) Microprocessor comprising error detection means protected against an attack by error injection
GB0324934D0 (en) Method and apparatus for improving reliability of write back cache information
TW200745905A (en) Random password automatically generated by bios for securing a data storage device
ATE318426T1 (de) System und verfahren zum lesen einer sicherheitsfreigabekarte
EP1918843A3 (de) Verfahren und Vorrichtung für zentral verwaltete verschlüsselte Partition
TW200502835A (en) Memory device
AU2003268530A8 (en) Method and apparatus for grouping pages within a block
JP2005525662A5 (de)
CA2303348A1 (en) Secure memory having multiple security levels
ATE410742T1 (de) Verfahren und vorrichtung zur verhinderung des klonens von sicherheitselementen
ATE175796T1 (de) Zugangskontrollsystem mit autorisierten und mittels eines tragbaren speicherträgers erneuerbaren stundenbereichen
EP1603001A3 (de) Apparate und Verfahren zum entschüsseln von verschlüsselten Datenblöcken und zum lokalisieren der Verschlüsselten Datenblöcke im für die Ausführung verwendeten Speicherbereich
TW200832427A (en) Virtual secure on-chip one time programming
JP2005018725A5 (de)
TW200721016A (en) Memory system and method of writing into nonvolatile semiconductor memory
ATE491999T1 (de) Schutz von geheiminformationen in einem programmierten elektronischen gerät
ATE544157T1 (de) Verifizierungsoperation für nichtflüchtige speicherung unter verwendung verschiedener spannungen
BRPI0505518A (pt) método para autenticação de dispositivo de memória e dispositivo para o mesmo
EP1376298A3 (de) Informationsspeichergerät, Informationsverarbeitungssystem, Verfahren zur Erzeugung von spezifischen Zahlen, und Programm zur Erzeugung von spezifischen Zahlen
TW200802070A (en) Apparatus and method for improving security level in card authentication system
ATE375547T1 (de) Verfahren und vorrichtung zum einschreiben von daten in einen nicht flüchtigen speicher
JP2011243149A (ja) 半導体装置
JP2005234957A (ja) フラッシュメモリにおけるデータアクセス制御方法、データアクセス制御プログラム
JP2005292959A (ja) 不揮発性メモリモジュール及び不揮発性メモリシステム

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties