ATE412941T1 - Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten - Google Patents

Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten

Info

Publication number
ATE412941T1
ATE412941T1 AT04752912T AT04752912T ATE412941T1 AT E412941 T1 ATE412941 T1 AT E412941T1 AT 04752912 T AT04752912 T AT 04752912T AT 04752912 T AT04752912 T AT 04752912T AT E412941 T1 ATE412941 T1 AT E412941T1
Authority
AT
Austria
Prior art keywords
status information
read data
memory interface
interface protocol
differentiating
Prior art date
Application number
AT04752912T
Other languages
English (en)
Inventor
Pete Vogt
James Alexander
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE412941T1 publication Critical patent/ATE412941T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Communication Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Dram (AREA)
AT04752912T 2003-06-03 2004-05-20 Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten ATE412941T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/454,400 US7200787B2 (en) 2003-06-03 2003-06-03 Memory channel utilizing permuting status patterns

Publications (1)

Publication Number Publication Date
ATE412941T1 true ATE412941T1 (de) 2008-11-15

Family

ID=33510399

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04752912T ATE412941T1 (de) 2003-06-03 2004-05-20 Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten

Country Status (8)

Country Link
US (1) US7200787B2 (de)
EP (1) EP1629393B1 (de)
JP (1) JP4210301B2 (de)
KR (1) KR100896982B1 (de)
CN (1) CN100440188C (de)
AT (1) ATE412941T1 (de)
DE (1) DE602004017454D1 (de)
WO (1) WO2004109712A2 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6643752B1 (en) * 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US7356639B2 (en) 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US7404032B2 (en) 2000-01-05 2008-07-22 Rambus Inc. Configurable width buffered module having switch elements
US7010642B2 (en) 2000-01-05 2006-03-07 Rambus Inc. System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
US7266634B2 (en) 2000-01-05 2007-09-04 Rambus Inc. Configurable width buffered module having flyby elements
US7363422B2 (en) 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US6502161B1 (en) * 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US7362697B2 (en) 2003-01-09 2008-04-22 International Business Machines Corporation Self-healing chip-to-chip interface
US8171331B2 (en) 2003-06-04 2012-05-01 Intel Corporation Memory channel having deskew separate from redrive
US7386768B2 (en) * 2003-06-05 2008-06-10 Intel Corporation Memory channel with bit lane fail-over
US7386765B2 (en) * 2003-09-29 2008-06-10 Intel Corporation Memory device having error checking and correction
US6996749B1 (en) * 2003-11-13 2006-02-07 Intel Coporation Method and apparatus for providing debug functionality in a buffered memory channel
US20050138267A1 (en) * 2003-12-23 2005-06-23 Bains Kuljit S. Integral memory buffer and serial presence detect capability for fully-buffered memory modules
US7366931B2 (en) 2004-12-30 2008-04-29 Intel Corporation Memory modules that receive clock information and are placed in a low power state
US7417883B2 (en) * 2004-12-30 2008-08-26 Intel Corporation I/O data interconnect reuse as repeater
US7464225B2 (en) 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US7444479B2 (en) 2005-12-28 2008-10-28 Alexander James W Fully buffered DIMM read data substitution for write acknowledgement
US7353316B2 (en) * 2006-03-24 2008-04-01 Micron Technology, Inc. System and method for re-routing signals between memory system components
US20070247185A1 (en) * 2006-03-30 2007-10-25 Hideo Oie Memory system with dynamic termination
US7345900B2 (en) * 2006-07-26 2008-03-18 International Business Machines Corporation Daisy chained memory system
US20080104424A1 (en) * 2006-10-31 2008-05-01 International Business Machines Corporation Systems and Methods to Reduce Deployment Security Exposure Using WOL
US7913128B2 (en) * 2007-11-23 2011-03-22 Mosaid Technologies Incorporated Data channel test apparatus and method thereof
JP5309938B2 (ja) * 2008-12-05 2013-10-09 富士通株式会社 要求処理装置、要求処理システムおよびアクセス試験方法
KR101845368B1 (ko) 2013-09-27 2018-04-05 인텔 코포레이션 메모리 컨트롤러 커넥터의 메모리 커넥터에의 매핑
US10216657B2 (en) 2016-09-30 2019-02-26 Intel Corporation Extended platform with additional memory module slots per CPU socket and configured for increased performance
US9818457B1 (en) 2016-09-30 2017-11-14 Intel Corporation Extended platform with additional memory module slots per CPU socket
CN109949850A (zh) * 2017-12-21 2019-06-28 光宝电子(广州)有限公司 储存系统与储存方法
US12554747B2 (en) * 2021-08-30 2026-02-17 International Business Machines Corporation Statistical k-means clustering

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2643933A1 (de) 1976-09-29 1978-03-30 Siemens Ag Verfahren zur kennzeichnung von nutzund steuerzeichen in datenuebertragungssystemen
US6112287A (en) * 1993-03-01 2000-08-29 Busless Computers Sarl Shared memory multiprocessor system using a set of serial links as processors-memory switch
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US6408402B1 (en) * 1994-03-22 2002-06-18 Hyperchip Inc. Efficient direct replacement cell fault tolerant architecture
CN1104683C (zh) * 1994-03-22 2003-04-02 海珀奇普公司 支持具有与系统操作者直接通信的装置的完全集成系统的高效直接单元替换容错结构
US6154826A (en) * 1994-11-16 2000-11-28 University Of Virginia Patent Foundation Method and device for maximizing memory system bandwidth by accessing data in a dynamically determined order
US5867422A (en) * 1995-08-08 1999-02-02 University Of South Florida Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring
US5742840A (en) * 1995-08-16 1998-04-21 Microunity Systems Engineering, Inc. General purpose, multiple precision parallel operation, programmable media processor
US6006318A (en) * 1995-08-16 1999-12-21 Microunity Systems Engineering, Inc. General purpose, dynamic partitioning, programmable media processor
US5860080A (en) * 1996-03-19 1999-01-12 Apple Computer, Inc. Multicasting system for selecting a group of memory devices for operation
JPH09293015A (ja) 1996-04-24 1997-11-11 Mitsubishi Electric Corp メモリシステムおよびそれに用いられる半導体記憶装置
US6125419A (en) * 1996-06-13 2000-09-26 Hitachi, Ltd. Bus system, printed circuit board, signal transmission line, series circuit and memory module
US6092229A (en) * 1996-10-09 2000-07-18 Lsi Logic Corporation Single chip systems using general purpose processors
US5922077A (en) * 1996-11-14 1999-07-13 Data General Corporation Fail-over switching system
JP3455040B2 (ja) * 1996-12-16 2003-10-06 株式会社日立製作所 ソースクロック同期式メモリシステムおよびメモリユニット
JP3127853B2 (ja) * 1997-04-30 2001-01-29 日本電気株式会社 メモリ集積回路並びにこれを用いた主記憶システム及びグラフィクスメモリシステム
US5944797A (en) * 1997-05-28 1999-08-31 International Business Machines Corporation Data mover hardware controlled processing in a commanding system and in a commanded system for controlling frame communications on a link
US5898863A (en) * 1997-06-03 1999-04-27 Emc Corporation Method and apparatus for determining I/O size distribution of an input/output system and its use for load simulation
US6757798B2 (en) * 1997-06-30 2004-06-29 Intel Corporation Method and apparatus for arbitrating deferred read requests
US6442644B1 (en) * 1997-08-11 2002-08-27 Advanced Memory International, Inc. Memory system having synchronous-link DRAM (SLDRAM) devices and controller
WO1999030240A1 (en) 1997-12-05 1999-06-17 Intel Corporation Memory system including a memory module having a memory module controller
US6970968B1 (en) 1998-02-13 2005-11-29 Intel Corporation Memory module controller for providing an interface between a system memory controller and a plurality of memory devices on a memory module
US6968419B1 (en) 1998-02-13 2005-11-22 Intel Corporation Memory module having a memory module controller controlling memory transactions for a plurality of memory devices
IL138411A (en) * 1998-03-16 2005-11-20 Jazio Inc High speed bus system and method for using voltageand timing oscillating references for signal detection
US6327205B1 (en) * 1998-03-16 2001-12-04 Jazio, Inc. Signal latching of high bandwidth DRAM arrays when skew between different components is higher than signal rate
US6160423A (en) * 1998-03-16 2000-12-12 Jazio, Inc. High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
US6510503B2 (en) * 1998-07-27 2003-01-21 Mosaid Technologies Incorporated High bandwidth memory interface
US6493656B1 (en) * 1999-02-26 2002-12-10 Compaq Computer Corporation, Inc. Drive error logging
US6643752B1 (en) * 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US6502161B1 (en) * 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US6487102B1 (en) * 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US6369605B1 (en) * 2000-09-18 2002-04-09 Intel Corporation Self-terminated driver to prevent signal reflections of transmissions between electronic devices
US6625687B1 (en) * 2000-09-18 2003-09-23 Intel Corporation Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing
US6449213B1 (en) * 2000-09-18 2002-09-10 Intel Corporation Memory interface having source-synchronous command/address signaling
US6317352B1 (en) * 2000-09-18 2001-11-13 Intel Corporation Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules
US6493250B2 (en) * 2000-12-28 2002-12-10 Intel Corporation Multi-tier point-to-point buffered memory interface
CN100444141C (zh) * 2003-05-13 2008-12-17 先进微装置公司 通过串行内存互连以将主机连接至内存模块的系统与方法
US7127629B2 (en) * 2003-06-03 2006-10-24 Intel Corporation Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
US7194581B2 (en) * 2003-06-03 2007-03-20 Intel Corporation Memory channel with hot add/remove
US7165153B2 (en) * 2003-06-04 2007-01-16 Intel Corporation Memory channel with unidirectional links
US7340537B2 (en) * 2003-06-04 2008-03-04 Intel Corporation Memory channel with redundant presence detect
US8171331B2 (en) * 2003-06-04 2012-05-01 Intel Corporation Memory channel having deskew separate from redrive
US7386768B2 (en) * 2003-06-05 2008-06-10 Intel Corporation Memory channel with bit lane fail-over
US7143207B2 (en) * 2003-11-14 2006-11-28 Intel Corporation Data accumulation between data path having redrive circuit and memory device
US7219294B2 (en) * 2003-11-14 2007-05-15 Intel Corporation Early CRC delivery for partial frame
US7447953B2 (en) * 2003-11-14 2008-11-04 Intel Corporation Lane testing with variable mapping

Also Published As

Publication number Publication date
WO2004109712A3 (en) 2005-01-13
JP4210301B2 (ja) 2009-01-14
EP1629393A2 (de) 2006-03-01
US7200787B2 (en) 2007-04-03
CN100440188C (zh) 2008-12-03
HK1080190A1 (en) 2006-04-21
US20040260991A1 (en) 2004-12-23
KR20060029221A (ko) 2006-04-05
JP2006526847A (ja) 2006-11-24
CN1799039A (zh) 2006-07-05
KR100896982B1 (ko) 2009-05-14
EP1629393B1 (de) 2008-10-29
WO2004109712A2 (en) 2004-12-16
DE602004017454D1 (de) 2008-12-11

Similar Documents

Publication Publication Date Title
DE602004017454D1 (de) Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten
DE69823947D1 (de) Verfahren, Vorrichtung und Aufzeichnungsmedium zur Erzeugung von Tondaten
GB2377870B (en) Method and apparatus for generating confidence data
DE60200445D1 (de) Verfahren und Vorrichtung zur Übermittlung von Kollisionsinformationen
BR0101080B1 (pt) método para gravar informaçÈes e dados de um engenheiro locomotivo e dispositivo portátil usado por um engenheiro locomotivo.
FI20001975L (fi) Ohjaustietojen signalointimenetelmä
DE60308971D1 (de) Verfahren und Vorrichtung für sichere Datenkommunikationsverbindungen
ATE373914T1 (de) Verfahren und system zur bereitstellung von kommunikationssicherheit
DE60122241D1 (de) Kommunikationssystem und Server zum Verarbeiten und Darbieten von Information
ATE289436T1 (de) Verfahren, informationsträger, und system
DE60130855D1 (de) Vorrichtung zum Lesen von Bildkodedaten
NO20013078L (no) Fremgangsmåte for frembringelse og senere benyttelse av autentiseringsinformasjon
DE60221700D1 (de) Systeme zum sicheren markieren von daten
DE60316861D1 (de) Verfahren und Vorrichtung zur Verschlüsselung/Entschlüsselung von Daten
DE60211438D1 (de) Bilderzeugungsgerät, Verfahren zum Aktualisieren von Programmen und Informationsaufzeichnungsmedium
DE60128270D1 (de) Verfahren und System zur Erzeugung von Sprechererkennungsdaten, und Verfahren und System zur Sprechererkennung
DE10193220T1 (de) Verfahren und System zum Verteilen von Positionsdaten
DE60206540D1 (de) Vorrichtung und Verfahren zum Wiederauffinden von Daten aus einer Informationskassette
DE69836369D1 (de) Gerät, Verfahren und Speichermedium zur Bewegungsdatenerzeugung
DE60119403D1 (de) Vorrichtung und Verfahren zum Ändern von Karteninformationen
DE60135198D1 (de) Datenempfangsgerät und -verfahren und entsprechender Informationsträger
DE60212248D1 (de) Informationssicherheitsvorrichtung, Vorrichtung und Verfahren zur Erzeugung einer Primzahl
DE60231422D1 (de) Verfahren und Vorrichtung zum Starten von Leseoptimierungen in Speicher-Verbindungen
DE60208033D1 (de) Verfahren und vorrichtung zur übertragung von synchronen daten
DE60239887D1 (de) Elektronische einrichtung, kommunikationssystem und verfahren, informationsverarbeitungsendgerät und verfahren und informationsverarbeitungsvorrichtung und verfahren

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties