ATE413757T1 - Empfänger und verfahren mit ausgleich von leitungsungleichheiten - Google Patents
Empfänger und verfahren mit ausgleich von leitungsungleichheitenInfo
- Publication number
- ATE413757T1 ATE413757T1 AT05101950T AT05101950T ATE413757T1 AT E413757 T1 ATE413757 T1 AT E413757T1 AT 05101950 T AT05101950 T AT 05101950T AT 05101950 T AT05101950 T AT 05101950T AT E413757 T1 ATE413757 T1 AT E413757T1
- Authority
- AT
- Austria
- Prior art keywords
- differential
- stage
- receiver
- inequalities
- comparators
- Prior art date
Links
- 230000003213 activating effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
- H03F3/45744—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction
- H03F3/45775—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction by using cross switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
- G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Manipulation Of Pulses (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Dc Digital Transmission (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP04368019 | 2004-03-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE413757T1 true ATE413757T1 (de) | 2008-11-15 |
Family
ID=34989075
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT05101950T ATE413757T1 (de) | 2004-03-25 | 2005-03-14 | Empfänger und verfahren mit ausgleich von leitungsungleichheiten |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7180354B2 (de) |
| AT (1) | ATE413757T1 (de) |
| DE (1) | DE602005010773D1 (de) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7123660B2 (en) * | 2001-02-27 | 2006-10-17 | Jazio, Inc. | Method and system for deskewing parallel bus channels to increase data transfer rates |
| DE102005030562B4 (de) * | 2005-06-30 | 2012-04-26 | Infineon Technologies Ag | Sukzessiv approximierender Analog/Digital-Wandler |
| US7697601B2 (en) * | 2005-11-07 | 2010-04-13 | Intel Corporation | Equalizers and offset control |
| JP2007267201A (ja) * | 2006-03-29 | 2007-10-11 | Sanyo Electric Co Ltd | 比較回路 |
| US7908634B2 (en) * | 2006-11-02 | 2011-03-15 | Redmere Technology Ltd. | High-speed cable with embedded power control |
| US8272023B2 (en) | 2006-11-02 | 2012-09-18 | Redmere Technology Ltd. | Startup circuit and high speed cable using the same |
| US8058918B2 (en) * | 2006-11-02 | 2011-11-15 | Redmere Technology Ltd. | Programmable high-speed cable with boost device |
| US7432844B2 (en) * | 2006-12-04 | 2008-10-07 | Analog Devices, Inc. | Differential input successive approximation analog to digital converter with common mode rejection |
| AU2008234370B2 (en) * | 2007-03-30 | 2011-06-30 | Impedimed Limited | Active guarding for reduction of resistive and capactive signal loading with adjustable control of compensation level |
| US8073647B2 (en) | 2007-07-25 | 2011-12-06 | Redmere Technology Ltd. | Self calibrating cable for high definition digital video interface |
| US8437973B2 (en) | 2007-07-25 | 2013-05-07 | John Martin Horan | Boosted cable for carrying high speed channels and methods for calibrating the same |
| US7793022B2 (en) * | 2007-07-25 | 2010-09-07 | Redmere Technology Ltd. | Repeater for a bidirectional serial bus |
| US8280668B2 (en) * | 2007-07-25 | 2012-10-02 | Redmere Technology Ltd. | Self calibrating cable for high definition digital video interface |
| US20090146722A1 (en) * | 2007-12-10 | 2009-06-11 | International Business Machines Corporation | Systems and Arrangements to Provide Input Offset Voltage Compensation |
| US8680939B2 (en) | 2011-10-20 | 2014-03-25 | Lockheed Martin Corporation | Differential equalizer and system, method, and computer program product thereof |
| US9679509B2 (en) * | 2014-05-01 | 2017-06-13 | Samsung Display Co., Ltd. | Positive feedback enhanced switching equalizer with output pole tuning |
| US9658666B1 (en) * | 2015-12-18 | 2017-05-23 | Intel Corporation | Dynamic capacitor modulated voltage regulator |
| US10715356B2 (en) * | 2017-07-13 | 2020-07-14 | Avago Technologies International Sales Pte. Limited | High-speed interconnect solutions with support for secondary continuous time in-band back channel communication for simplex retimer solutions |
| US10530906B2 (en) * | 2017-07-13 | 2020-01-07 | Avago Technologies International Sales Pte. Limited | High-speed interconnect solutions with support for continuous time back channel communication |
| US10660197B2 (en) * | 2018-07-20 | 2020-05-19 | Dell Products L.P. | Differential pair group equalization system |
| KR102837842B1 (ko) * | 2021-11-05 | 2025-07-24 | 삼성전자주식회사 | 데이터 패턴들이 일치하는 횟수 간의 비율을 조정하는 보상 회로, 및 이를 포함하는 메모리 장치, 및 이의 동작 방법 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4694687B2 (ja) * | 2000-11-24 | 2011-06-08 | セイコーNpc株式会社 | サンプル・ホールド回路およびa/d変換器 |
| JP2002232271A (ja) * | 2001-02-01 | 2002-08-16 | Fujitsu Ltd | Dcオフセットキャンセル回路、光−電気パルス変換回路、及びパルス整形回路 |
| JP2004527179A (ja) * | 2001-04-24 | 2004-09-02 | トリパス テクノロジー インコーポレイテッド | ディジタルスイッチングアンプのための改良されたdcオフセットセルフキャリブレーションシステム |
| US6914479B1 (en) * | 2002-07-26 | 2005-07-05 | International Business Machines Corporation | Differential amplifier with DC offset cancellation |
| US6946986B2 (en) * | 2002-12-19 | 2005-09-20 | International Business Machines Corporation | Differential sampling circuit for generating a differential input signal DC offset |
-
2005
- 2005-03-14 AT AT05101950T patent/ATE413757T1/de not_active IP Right Cessation
- 2005-03-14 DE DE602005010773T patent/DE602005010773D1/de not_active Expired - Lifetime
- 2005-03-15 US US10/906,988 patent/US7180354B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US7180354B2 (en) | 2007-02-20 |
| US20050212564A1 (en) | 2005-09-29 |
| DE602005010773D1 (de) | 2008-12-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE413757T1 (de) | Empfänger und verfahren mit ausgleich von leitungsungleichheiten | |
| WO2009136198A3 (en) | Capacitive transducer circuit and method | |
| US20140340145A1 (en) | Signal processing circuit, resolver digital converter, and multipath nested mirror amplifier | |
| GB2451530B (en) | Amplifier circuit and method of amplfying a signal in an amplifier circuit | |
| DE60001071D1 (de) | Verfahren und vorrichtung zur linearisierung eines verstärkers | |
| ATE388516T1 (de) | Doherty-verstärker | |
| ATE523957T1 (de) | Rauscharmer transkonduktanzverstärker mit quadraturausgang und differenzeingang | |
| TW200505138A (en) | Device and method to improve noise sensitivity of switching system | |
| ATE395744T1 (de) | Tabellenerstellung für willkürliche wellenformvorverzerrung | |
| DK1485691T3 (da) | Fremgangsmåde og system til måling af et systems transmissionskvalitet | |
| KR20080035910A (ko) | 두 배의 정밀 이득을 갖는 비율-독립 스위치 커패시터증폭기 및 그 동작 방법 | |
| ATE524874T1 (de) | Wandler mit parallel geschalteten differentialeingabepaaren | |
| TW200515704A (en) | Input buffer capable of reducing input capacitance seen by input signal | |
| TW200607239A (en) | Signal detecting circuit | |
| TW200718002A (en) | Differential amplifier | |
| ATE415038T1 (de) | Vorrichtung für den empfang eines differenzialsignals unter verwendung eines differenzialverstärkers | |
| TWI340560B (en) | Switched capacitor system with and method for output glitch reduction | |
| DE50002309D1 (de) | Schaltungsanordnung und verfahren zur offsetkompensation eines signals | |
| TW200635208A (en) | Low noise amplifier | |
| DE602005024577D1 (de) | Verfahren für doppelabtastungsschleifen-negativ-rückkopplung und doppelabtastungs-negativ-rückkopplungsverstärker | |
| TW200419899A (en) | Operational amplifier with self control circuit for realizing high slew rate throughout full operating range | |
| WO2007146599A3 (en) | Integer represenation of relative timing between desired output samples and corresponding input samples | |
| WO2007050961A3 (en) | Operational amplifier with zero offset | |
| TW200730852A (en) | Testing device, adjusting device, adjusting method and adjusting program | |
| TW200703348A (en) | Shift register |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |