ATE419578T1 - Schaltkreis und verfahren zur vervielfältigung langer ganzzahliger werte - Google Patents

Schaltkreis und verfahren zur vervielfältigung langer ganzzahliger werte

Info

Publication number
ATE419578T1
ATE419578T1 AT07100110T AT07100110T ATE419578T1 AT E419578 T1 ATE419578 T1 AT E419578T1 AT 07100110 T AT07100110 T AT 07100110T AT 07100110 T AT07100110 T AT 07100110T AT E419578 T1 ATE419578 T1 AT E419578T1
Authority
AT
Austria
Prior art keywords
recursive
indexing parameter
logic circuit
logic circuits
circuit
Prior art date
Application number
AT07100110T
Other languages
English (en)
Inventor
Dent Paul Wilkinson
Ben Smeets
William J Croughwell Iii
Original Assignee
Ericsson Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Inc filed Critical Ericsson Inc
Application granted granted Critical
Publication of ATE419578T1 publication Critical patent/ATE419578T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/552—Powers or roots, e.g. Pythagorean sums
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/722—Modular multiplication
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/30—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy
    • H04L9/3006—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy underlying computational problems or public-key parameters
    • H04L9/302—Public key, i.e. encryption algorithm being computationally infeasible to invert or user's encryption keys not requiring secrecy underlying computational problems or public-key parameters involving the integer factorization problem, e.g. RSA or quadratic sieve [QS] schemes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/552—Indexing scheme relating to groups G06F7/552 - G06F7/5525
    • G06F2207/5523—Calculates a power, e.g. the square, of a number or a function, e.g. polynomials
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G06F2207/7223—Randomisation as countermeasure against side channel attacks
    • G06F2207/7252—Randomisation as countermeasure against side channel attacks of operation order, e.g. starting to treat the exponent at a random place, or in a randomly chosen direction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/723—Modular exponentiation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • H04L2209/122—Hardware reduction or efficient architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Complex Calculations (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Devices For Executing Special Programs (AREA)
  • Paper (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
  • Escalators And Moving Walkways (AREA)
  • Dental Preparations (AREA)
AT07100110T 2001-03-06 2002-02-20 Schaltkreis und verfahren zur vervielfältigung langer ganzzahliger werte ATE419578T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/800,145 US7113593B2 (en) 2001-03-06 2001-03-06 Recursive cryptoaccelerator and recursive VHDL design of logic circuits

Publications (1)

Publication Number Publication Date
ATE419578T1 true ATE419578T1 (de) 2009-01-15

Family

ID=25177603

Family Applications (2)

Application Number Title Priority Date Filing Date
AT02719024T ATE404913T1 (de) 2001-03-06 2002-02-20 Anordnung und verfahren zum quadrieren von langen ganzzahlen
AT07100110T ATE419578T1 (de) 2001-03-06 2002-02-20 Schaltkreis und verfahren zur vervielfältigung langer ganzzahliger werte

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT02719024T ATE404913T1 (de) 2001-03-06 2002-02-20 Anordnung und verfahren zum quadrieren von langen ganzzahlen

Country Status (5)

Country Link
US (1) US7113593B2 (de)
EP (3) EP1818810B1 (de)
AT (2) ATE404913T1 (de)
DE (2) DE60228207D1 (de)
WO (1) WO2002071687A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8781110B2 (en) * 2007-06-30 2014-07-15 Intel Corporation Unified system architecture for elliptic-curve cryptography
FR2956933A1 (fr) * 2010-03-01 2011-09-02 Inside Contactless Circuit integre protege contre une analyse par canal auxiliaire horizontale
EP2365659B1 (de) * 2010-03-01 2017-04-12 Inside Secure Testverfahren des Widerstands eines integrierten Schaltkreises gegenüber einem Seitenkanalangriff
US8572406B2 (en) * 2010-03-31 2013-10-29 Inside Contactless Integrated circuit protected against horizontal side channel analysis
EP2754143A4 (de) * 2011-09-06 2015-06-03 Intel Corp Computergestütztes verfahren und vorrichtung zur potenzierung von zahlen
US9355068B2 (en) 2012-06-29 2016-05-31 Intel Corporation Vector multiplication with operand base system conversion and re-conversion
US10095516B2 (en) 2012-06-29 2018-10-09 Intel Corporation Vector multiplication with accumulation in large register space
EP4095826A4 (de) * 2020-01-20 2023-10-25 Nippon Telegraph And Telephone Corporation Sichere rechnervorrichtung, sicheres berechnungsverfahren und programm
US11636176B2 (en) * 2020-09-25 2023-04-25 Apple Inc. Interpolation method and apparatus for arithmetic functions

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4313174A (en) * 1980-03-17 1982-01-26 Rockwell International Corporation ROM-Based parallel digital arithmetic device
US5765207A (en) * 1993-06-22 1998-06-09 International Business Machines Corporation Recursive hardware state machine
US5963454A (en) * 1996-09-25 1999-10-05 Vlsi Technology, Inc. Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs
US5828590A (en) * 1996-11-27 1998-10-27 United Microelectronics Corp. Multiplier based on a variable radix multiplier coding
FR2758195B1 (fr) * 1997-01-09 1999-02-26 Sgs Thomson Microelectronics Coprocesseur d'arithmetique modulaire comprenant deux circuits de multiplication operant en parallele
US6289498B1 (en) * 1998-02-20 2001-09-11 Lsi Logic Corporation VDHL/Verilog expertise and gate synthesis automation system
US6044390A (en) * 1998-04-16 2000-03-28 V L S I Technology, Inc. Recursive lookahead-based 2n -bit serial multipliers over Galois Field GF (2m)

Also Published As

Publication number Publication date
DE60230690D1 (de) 2009-02-12
EP1818811A3 (de) 2008-01-02
EP1818810B1 (de) 2008-12-31
EP1818810A3 (de) 2007-12-12
US7113593B2 (en) 2006-09-26
EP1366596B1 (de) 2008-08-13
DE60228207D1 (de) 2008-09-25
EP1818810A2 (de) 2007-08-15
EP1366596A1 (de) 2003-12-03
WO2002071687A1 (en) 2002-09-12
US20030016822A1 (en) 2003-01-23
EP1366596A4 (de) 2006-05-03
EP1818811A2 (de) 2007-08-15
ATE404913T1 (de) 2008-08-15

Similar Documents

Publication Publication Date Title
CY1112348T1 (el) Μεθοδος εκχυλισης υπολειμματικου διαλυτη και μικροσωματιδια που παραγονται με την παρουσα μεθοδο
ATE419578T1 (de) Schaltkreis und verfahren zur vervielfältigung langer ganzzahliger werte
ATE549861T1 (de) Verknüpfte quantisierung und ganzzahlige transformation stützend auf eine mantisse - exponent darstellung eines quantisierungsparameters
ATE474324T1 (de) Verfahren zum herstellen von nano-strukturierten komponenten
ATE465742T1 (de) Tlr7-liganden zur behandlung von hepatitis c
DE60323698D1 (de) Verfahren und Vorrichtung zur variablen Längenkodierung
AU2002351666A8 (en) Molecular electronic component used to construct nanoelectronic circuits, molecular electronic component, electronic circuit and method for producing the same
DE502004004043D1 (de) Vorrichtung und verfahren zum verarbeiten von wenigstens zwei eingangswerten
EP1442481A4 (de) Busgitter für eine integrierte schaltung mit leitungen mit vorgewählten variablen breiten
DE502004009020D1 (de) Integrierte schaltung mit einem organischen halbleiter und verfahren zur herstellung einer integrierten schaltung
ATE379954T1 (de) Betriebsgerät für lampen mit sepic wandler
ATE293632T1 (de) Verfahren zur herstellung von alkylverbrückten ligandsystemen und übergangsmetallverbindungen
DE69838420D1 (de) Verfahren zur modifizierung von oberflächen
DE50304803D1 (de) Verfahren zur instandsetzung und fertigung von geometrisch komplexen bauteilen
ATE237920T1 (de) Elektronischer dimmer und verfahren zum betreiben des dimmers
DE10196442T1 (de) Bis (4-mercaptophenyl)sulfidderivate und Verfahren zur Herstellung derselben sowie elektronische Komponente
WO2005010720A3 (en) Method and apparatus for introduction proof
DE602004004644D1 (de) Verfahren und empfänger, die mehrwegeverzögerungen durch entfernen von signalstrahlen aus einem leistungsverzögerungsprofil schätzen
EP1471448A3 (de) Verfahren und Einrichtung zur Erfassung und zum Einsatz von Entwürfen in einem Verfahren zur Herstellung von integrierten Schaltkreisen
DE60327923D1 (de) Ableitung eines binären kodes von physischen parametern einer integrierten schaltung
ATE406786T1 (de) Schaltungsanordnung und verfahren zum betrieb einer gasentladungslampe
DE69534105D1 (de) Herstellungsverfahren eines integrierten schaltkreises mit komplementären isolierten bipolartransistoren
ATE509135T1 (de) Verfahren zur herstellung von vakuum-plasma behandelten werkstücken
Bhuvanasundaram et al. A random PWM technique for Z-source inverter based on pseudorandom binary sequence bits
WO2003021496A3 (en) Gate estimation process and method

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties