ATE420520T1 - Multiplexer mit hoher bit-rate mit paralleler architektur - Google Patents

Multiplexer mit hoher bit-rate mit paralleler architektur

Info

Publication number
ATE420520T1
ATE420520T1 AT06122350T AT06122350T ATE420520T1 AT E420520 T1 ATE420520 T1 AT E420520T1 AT 06122350 T AT06122350 T AT 06122350T AT 06122350 T AT06122350 T AT 06122350T AT E420520 T1 ATE420520 T1 AT E420520T1
Authority
AT
Austria
Prior art keywords
signals
bit rate
high bit
parallel architecture
states
Prior art date
Application number
AT06122350T
Other languages
English (en)
Inventor
Jean Godin
Agnieszka Konczykowska
Original Assignee
Alcatel Lucent
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Lucent filed Critical Alcatel Lucent
Application granted granted Critical
Publication of ATE420520T1 publication Critical patent/ATE420520T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/22—Arrangements affording multiple use of the transmission path using time-division multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/04—Distributors combined with modulators or demodulators
    • H04J3/047—Distributors with transistors or integrated circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Electronic Switches (AREA)
AT06122350T 2005-10-21 2006-10-16 Multiplexer mit hoher bit-rate mit paralleler architektur ATE420520T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0510777A FR2892581B1 (fr) 2005-10-21 2005-10-21 Multiplexeur a haut debit a architecture parallele

Publications (1)

Publication Number Publication Date
ATE420520T1 true ATE420520T1 (de) 2009-01-15

Family

ID=36649532

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06122350T ATE420520T1 (de) 2005-10-21 2006-10-16 Multiplexer mit hoher bit-rate mit paralleler architektur

Country Status (6)

Country Link
US (1) US7609730B2 (de)
EP (1) EP1777904B1 (de)
CN (1) CN1956367A (de)
AT (1) ATE420520T1 (de)
DE (1) DE602006004670D1 (de)
FR (1) FR2892581B1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102022107969B4 (de) * 2022-04-04 2024-12-05 Infineon Technologies Ag Redundante Übermittlung eines geschützten digitalen und eines analogen Messsignals

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4092491A (en) * 1977-04-04 1978-05-30 Bell Telephone Laboratories, Incorporated Differential encoding and decoding scheme for digital transmission systems
FR2523345A1 (fr) * 1982-03-12 1983-09-16 Thomson Csf Procede et dispositif de generation de signaux de synchronisation dans un appareil optique d'ecriture-lecture de support d'information
US4567602A (en) * 1983-06-13 1986-01-28 Canadian Patents And Development Limited Correlated signal processor
US5825807A (en) * 1995-11-06 1998-10-20 Kumar; Derek D. System and method for multiplexing a spread spectrum communication system
JP3474794B2 (ja) * 1999-02-03 2003-12-08 日本電信電話株式会社 符号変換回路及び符号変換多重化回路
US7406104B2 (en) * 2000-08-25 2008-07-29 Lin Yang Terrestrial digital multimedia/television broadcasting system
ATE260002T1 (de) * 2002-03-04 2004-03-15 Cit Alcatel Optischer sender, system und verfahren zur übertragung von signalen mit hohen datenraten
US6842125B2 (en) * 2003-05-12 2005-01-11 Corning Incorporated Unipolar electrical to CSRZ optical converter

Also Published As

Publication number Publication date
FR2892581A1 (fr) 2007-04-27
CN1956367A (zh) 2007-05-02
EP1777904B1 (de) 2009-01-07
US7609730B2 (en) 2009-10-27
DE602006004670D1 (de) 2009-02-26
FR2892581B1 (fr) 2008-01-04
US20070090977A1 (en) 2007-04-26
EP1777904A1 (de) 2007-04-25

Similar Documents

Publication Publication Date Title
WO2007146506A3 (en) Apparatus for capturing multiple data packets in a data signal for analysis
WO2009008078A1 (ja) 半導体記憶装置及びシステム
DE602005013565D1 (de) Zwei-bit-a-/d-wandler mit versatzlöschung, verbesserter gleichtaktunterdrückung und schwellensensitivität
JP2005501484A5 (de)
TR201911203T4 (tr) Yüksek performanslı bellek cihazları için saat ve kontrol sinyali üretimi.
TW200721192A (en) Device for controlling on die termination
MY152831A (en) Adapting word line pulse widths in memory systems
ATE505846T1 (de) Musterabhängiger phasendetektor zur taktwiedergewinnung
TW200701639A (en) Touch sensor and signal generation method thereof
GB2446318A (en) Polarity driven dynamic on-die termination
TW200504335A (en) Multiple-transducer sensor system and method with selective activation and isolation of individual transducers
DK1967831T3 (da) Temperaturudløserapparat
JP2017517820A5 (de)
WO2006095290A3 (en) Multiple user control of a down loadable application
TW200601351A (en) Semiconductor memory device having test mode for data access time
TW200734743A (en) Method of transmitting data signals and control signals using a signal data bus and related apparatus
TW200629030A (en) Semiconductor integrated circuit
TW200704563A (en) Signal generating apparatus for a bicycle control device
DK1973208T3 (da) Fremgangsmåde til at aktivere og programmere afbrydere, især lysarbrydere
DE502006002266D1 (de) Prozesssteuerung
ATE420520T1 (de) Multiplexer mit hoher bit-rate mit paralleler architektur
TW200707456A (en) Wrapper circuit and method for interfacing between non-muxed type memory controller and muxed type memory
JP2011059852A5 (de)
WO2008114307A1 (ja) 遅延回路及び該回路の試験方法
TW200637221A (en) A multiplexer and methods thereof

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties