ATE421143T1 - Datenspeichersysteme - Google Patents

Datenspeichersysteme

Info

Publication number
ATE421143T1
ATE421143T1 AT04731424T AT04731424T ATE421143T1 AT E421143 T1 ATE421143 T1 AT E421143T1 AT 04731424 T AT04731424 T AT 04731424T AT 04731424 T AT04731424 T AT 04731424T AT E421143 T1 ATE421143 T1 AT E421143T1
Authority
AT
Austria
Prior art keywords
bit stream
error corrected
corrected bit
dependence
generating
Prior art date
Application number
AT04731424T
Other languages
English (en)
Inventor
Roy Cideciyan
Ajay Dholakia
Evangelos Eleftheriou
Thomas Mittelholzer
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE421143T1 publication Critical patent/ATE421143T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
  • Communication Control (AREA)
  • Radar Systems Or Details Thereof (AREA)
AT04731424T 2003-05-30 2004-05-06 Datenspeichersysteme ATE421143T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP03405394 2003-05-30

Publications (1)

Publication Number Publication Date
ATE421143T1 true ATE421143T1 (de) 2009-01-15

Family

ID=33484076

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04731424T ATE421143T1 (de) 2003-05-30 2004-05-06 Datenspeichersysteme

Country Status (8)

Country Link
US (2) US7574646B2 (de)
EP (1) EP1629479B1 (de)
JP (1) JP4742044B2 (de)
KR (1) KR100763324B1 (de)
CN (1) CN100426407C (de)
AT (1) ATE421143T1 (de)
DE (1) DE602004019078D1 (de)
WO (1) WO2004107338A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100734307B1 (ko) * 2006-01-23 2007-07-02 삼성전자주식회사 포스트 비터비 에러 정정 방법 및 이에 적합한 장치
JP2009140555A (ja) * 2007-12-05 2009-06-25 Nippon Hoso Kyokai <Nhk> ホログラムデータ劣化補償装置
US7813070B2 (en) * 2008-02-19 2010-10-12 International Business Machines Corporation Error correction capability for longitudinal position data in a tape storage system
US8745439B2 (en) * 2009-04-17 2014-06-03 Lsi Corporation Systems and methods for multilevel media defect detection
US8670199B2 (en) 2010-04-02 2014-03-11 International Business Machines Corporation Data-dependent noise-predictive maximum likelihood detection (DD-NPML) for magnetic recording
US8453032B2 (en) * 2010-04-21 2013-05-28 General Electric Company Energy and space efficient detection for data storage
US8854759B2 (en) * 2012-04-24 2014-10-07 International Business Machines Corporation Combined soft detection/soft decoding in tape drive storage channels
US9021305B2 (en) 2012-10-17 2015-04-28 International Business Machines Corporation Processing main cause errors and sympathetic errors in devices in a system
KR102774090B1 (ko) * 2018-08-06 2025-02-28 에스케이하이닉스 주식회사 예측 오류 정정 장치, 이의 동작 방법 및 이를 이용하는 메모리 시스템

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4413339A (en) * 1981-06-24 1983-11-01 Digital Equipment Corporation Multiple error detecting and correcting system employing Reed-Solomon codes
EP0554858B1 (de) 1992-02-05 1998-12-16 Sony Corporation Plattenabspielgerät und Plattenaufzeichnungsgerät
JPH05314676A (ja) 1992-05-11 1993-11-26 Sony Corp データ再生装置
US5592404A (en) * 1993-11-04 1997-01-07 Cirrus Logic, Inc. Versatile error correction system
US6429986B1 (en) * 1995-09-07 2002-08-06 International Business Machines Corporation Data storage to enhance timing recovery in high density magnetic recording
US5825744A (en) * 1996-05-13 1998-10-20 International Business Machines Corporation Configurable read detection channel and method for decoding data stored within a data storage medium
US5875295A (en) 1996-09-30 1999-02-23 S3 Incorporated Instruction format for ensuring safe execution of display list
US6029264A (en) * 1997-04-28 2000-02-22 The Trustees Of Princeton University System and method for error correcting a received data stream in a concatenated system
CA2474859C (en) * 1998-04-06 2007-06-19 Nortel Networks Limited Encoding and decoding methods and apparatus
JP2000067531A (ja) 1998-08-18 2000-03-03 Hitachi Ltd 誤り訂正符号化／復号化方式及び誤り訂正符号化／復号化装置
US6185175B1 (en) * 1998-12-02 2001-02-06 Cirrus Logic, Inc. Sampled amplitude read channel employing noise whitening in a remod/demod sequence detector
US6282690B1 (en) * 1999-01-14 2001-08-28 Texas Instruments Incorporated Parity insertion with precoder feedback in a read channel
US6513141B1 (en) * 1999-05-07 2003-01-28 Cirrus Logic Inc. Sampled amplitude read channel employing a trellis sequence detector and a post processor for generating error metrics used to correct errors made by the trellis sequence detector
US6427220B1 (en) * 1999-11-04 2002-07-30 Marvell International, Ltd. Method and apparatus for prml detection incorporating a cyclic code
JP3537722B2 (ja) * 1999-12-28 2004-06-14 Ｔｄｋ株式会社 記録再生装置
US6516443B1 (en) * 2000-02-08 2003-02-04 Cirrus Logic, Incorporated Error detection convolution code and post processor for correcting dominant error events of a trellis sequence detector in a sampled amplitude read channel for disk storage systems
US6530060B1 (en) * 2000-02-08 2003-03-04 Cirrus Logic, Inc. Sampled amplitude read channel employing a post processor with a boundary error compensator which compensates for boundary error events in a split-field data sector
US6604220B1 (en) * 2000-09-28 2003-08-05 Western Digital Technologies, Inc. Disk drive comprising a multiple-input sequence detector selectively biased by bits of a decoded ECC codedword
US6504493B1 (en) * 2000-10-31 2003-01-07 Marvell International, Ltd. Method and apparatus for encoding/decoding data
EP1271509A1 (de) * 2001-06-22 2003-01-02 STMicroelectronics S.r.l. Verfahren und Vorrichtung zum Erkennen und Korrigieren von Fehlern in einem magnetischen Aufzeichnungskanal eines Massenspeichersystems
US6920533B2 (en) * 2001-06-27 2005-07-19 Intel Corporation System boot time reduction method

Also Published As

Publication number Publication date
WO2004107338A1 (en) 2004-12-09
EP1629479A1 (de) 2006-03-01
US20060107182A1 (en) 2006-05-18
US20090089645A1 (en) 2009-04-02
KR100763324B1 (ko) 2007-10-05
JP2007513441A (ja) 2007-05-24
US7574646B2 (en) 2009-08-11
CN100426407C (zh) 2008-10-15
JP4742044B2 (ja) 2011-08-10
CN1774756A (zh) 2006-05-17
EP1629479B1 (de) 2009-01-14
KR20060013381A (ko) 2006-02-09
DE602004019078D1 (de) 2009-03-05

Similar Documents

Publication Publication Date Title
AU6753000A (en) System and method for detecting double-bit errors and for correcting errors due to component failures
AU5174800A (en) System and method for protecting data and correcting bit errors due to component failures
GB0404112D0 (en) Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
WO2007036800A3 (en) Method and apparatus for error management
JP2008299855A (ja) エンベデッドメモリを利用したマルチチャンネルエラー訂正コーダを備えたメモリシステム及びその方法
MY141800A (en) Method and apparatus for decoding forward error correction codes
TW200501167A (en) Systems and methods for providing error correction code testing functionality
WO2007036834A3 (en) Error detection / correction circuit and corresponding method
GB2313217B (en) Management of memory modules
TW345781B (en) Error detection scheme for ARQ systems
CA2454574A1 (en) Method and system for memory management in low density parity check (ldpc) decoders
EP2035938A4 (de) Erhöhung der zuverlässigkeit, verfügbarkeit und zweckdienlichkeit einer speichervorrichtung
AU2003251301A1 (en) Content addressable memory (cam) with error checking and correction
CA2486048A1 (en) Method and system for providing long and short block length low density parity check (ldpc) codes
EP1160987A3 (de) Verfahren und Vorrichtung zum Überprüfen von Fehlerkorrekturencodes
WO2009036004A3 (en) Multi-layer cyclic redundancy check code in wireless communication system
US20160124803A1 (en) Storage Device Data Access Method and Storage Device
TW200711323A (en) Soft decoding method and apparatus, error correction method and apparatus, and soft output method and apparatus
TW200710653A (en) Memory device
NO20041357L (no) Parallellarkitektur for MAP (maksimum a posteriori) dekodere
ATE421143T1 (de) Datenspeichersysteme
WO2006059772A3 (en) Memory system, memory system controller, and a data processing method in a host apparatus
WO2006062959A3 (en) System and method for enhanced error detection in memory peripherals
WO2002041563A3 (en) Turbo decoding apparatus and method implementing stopping rule with circular redundancy code signature comparison
TW200641901A (en) On-the-fly error checking and correction codec system and method for supporting non-volatile memory

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties